CN102842564A - 集成开关电源的倒装封装装置及其倒装封装方法 - Google Patents

集成开关电源的倒装封装装置及其倒装封装方法 Download PDF

Info

Publication number
CN102842564A
CN102842564A CN2012103352018A CN201210335201A CN102842564A CN 102842564 A CN102842564 A CN 102842564A CN 2012103352018 A CN2012103352018 A CN 2012103352018A CN 201210335201 A CN201210335201 A CN 201210335201A CN 102842564 A CN102842564 A CN 102842564A
Authority
CN
China
Prior art keywords
group
projection
flip
chip
distribution layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2012103352018A
Other languages
English (en)
Other versions
CN102842564B (zh
Inventor
谭小春
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hangzhou Silergy Semiconductor Technology Ltd
Original Assignee
Hangzhou Silergy Semiconductor Technology Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hangzhou Silergy Semiconductor Technology Ltd filed Critical Hangzhou Silergy Semiconductor Technology Ltd
Priority to CN201210335201.8A priority Critical patent/CN102842564B/zh
Publication of CN102842564A publication Critical patent/CN102842564A/zh
Priority to TW102120539A priority patent/TWI512937B/zh
Priority to US14/018,206 priority patent/US9024440B2/en
Application granted granted Critical
Publication of CN102842564B publication Critical patent/CN102842564B/zh
Priority to US14/672,512 priority patent/US9245872B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49575—Assemblies of semiconductor devices on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528—Geometry or layout of the interconnection structure
    • H01L23/5286—Arrangements of power or ground buses
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
    • H01L2224/1141—Manufacturing methods by blanket deposition of the material of the bump connector in liquid form
    • H01L2224/11424—Immersion coating, e.g. in a solder bath
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
    • H01L2224/1146—Plating
    • H01L2224/11464—Electroless plating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13024—Disposition the bump connector being disposed on a redistribution layer on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13075—Plural core members
    • H01L2224/1308—Plural core members being stacked
    • H01L2224/13082—Two-layer arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13155—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/141—Disposition
    • H01L2224/1412—Layout
    • H01L2224/1413—Square or rectangular array
    • H01L2224/14131—Square or rectangular array being uniform, i.e. having a uniform pitch across the array
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/141—Disposition
    • H01L2224/1412—Layout
    • H01L2224/1413—Square or rectangular array
    • H01L2224/14134—Square or rectangular array covering only portions of the surface to be connected
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/141—Disposition
    • H01L2224/1412—Layout
    • H01L2224/14177—Combinations of arrays with different layouts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/1451—Function
    • H01L2224/14515—Bump connectors having different functions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/1605—Shape
    • H01L2224/16057—Shape in side view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16113—Disposition the whole bump connector protruding from the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/171—Disposition
    • H01L2224/1712—Layout
    • H01L2224/1713—Square or rectangular array
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/1751—Function
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7816—Lateral DMOS transistors, i.e. LDMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
    • H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
    • H02M3/1588—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load comprising at least one synchronous rectifier element
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431—Details of mounted components
    • H05K2201/10507—Involving several components
    • H05K2201/10515—Stacked components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10954—Other details of electrical connections
    • H05K2201/10962—Component not directly connected to the PCB
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components
    • H05K3/3431—Leadless components
    • H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Dc-Dc Converters (AREA)

Abstract

本发明涉及一种集成开关电源的倒装封装装置及其倒装封装方法。所述倒装封装结构包括一重分布层，其重分布层单元的第一表面用以连接所述第一组凸块中的电极性相同的凸块；所述重分布层单元的第二表面包括一组第二组凸块，所述第二组凸块用以将所述电极性进行重新排布；一引线框架的一组引脚的第一表面与所述第二组凸块中的电极性相同的凸块连接，以使所述引脚具有相应的电极性；一倒装片封装结构，用以将所述硅片、所述第一组凸块、所述第二组凸块和所述引线框架进行封装，并利用所述引线框架的第二表面来实现所述集成开关电源与外部PCB板之间的电气连接。

Description

集成开关电源的倒装封装装置及其倒装封装方法
技术领域
本发明涉及半导体器件领域，具体涉及集成开关电源的倒装封装装置及其倒装封装方法。
背景技术
开关电源（例如直流-直流电压转换器），用于为各种各样的电子系统提供稳定的电压源。低压设备（如笔记本电脑、手机等）的电池管理尤其需要高效率的直流-直流变换器。开关型电压调节器通过把输入直流电压转换成高频电压，然后再对其进行滤波而产生直流输出电压。具体来说，开关电源包括一个功率器件、一个输出滤波器和一个控制器，所述功率器件用以使直流输入电压源（如电池）和负载（如集成电路IC）交替性的连接和断开连接。所述输出滤波器，典型地包括一个电感和电容，连接到输入电压源和负载之间，以对输出进行滤波，进而提供直流输出电压。所述控制器（如脉宽调节器，脉冲频率调节器等），用以控制所述功率器件，从而获得基本恒定的直流输出电压。
为了实现集成电路芯片内焊垫与外部之间的电气连接，以及为集成电路芯片提供一个稳定可靠的工作环境，集成电路封装是必不可少的一个环节。集成电路封装质量的好坏，对集成电路总体的性能优劣关系很大。因此，封装应具有较强的机械性能、良好的电气性能、散热性能和化学稳定性。
对集成开关电源而言，可以采用不同的封装方案，如可以将功率器件、控制器等分别设置为一独立的元件，然后各个分立元件之间再通过内部引线进行电性连接，进而再封装于一单片封装结构中，或者，在一片集成电路（IC）上集成了控制器、驱动器和功率器件。这样的单片集成开关电源由于不需要控制器、驱动器和功率器件元件之间的引线连接，因此器件间的引线寄生电阻和寄生电感减小。这种方案与各个功能元件相互分离的分立元件解决方案相比较，功能元件间的较低的引线寄生电阻和寄生电感使得单片集成开关电源可以容纳更大的电流密度，并且可以工作在较高的开关频率。
开关电源的特性，决定了其需要传递很大的电流，因此为了提高开关电源的效率，必须尽可能的减小电阻损耗。而电阻损耗主要存在于三个方面：封装结构，元件和连接件。其中器件自身的导通电阻Rds(on)可以通过制造工艺将其尽量减小。而现有技术中，例如采用引线连接的封装方式以及倒装封装方法还不能够很好的改善上述缺陷。
发明内容
有鉴于此，本发明的目的在于提供一种新型的集成开关电源的倒装封装装置以及倒装封装方法，以解决封装结构中由于电阻和寄生电感所带来的功率损耗。
依据本发明一实施例的集成开关电源的倒装封装结构，包括：
一个或者多个硅片，所述硅片的第一表面包括一组第一组凸块，所述第一组凸块具有至少两种以上的电极性；
一重分布层，其包括一组重分布层单元，所述重分布层单元的第一表面用以连接所述第一组凸块中的电极性相同的凸块；所述重分布层单元的第二表面包括一组第二组凸块，所述第二组凸块用以将所述电极性进行重新排布；
一引线框架，包括一组引脚，所述引脚的第一表面与所述第二组凸块中的电极性相同的凸块连接，以使所述引脚具有相应的电极性；
一倒装片封装结构，用以将所述硅片、所述重分布层和所述引线框架进行封装，并利用所述引线框架的第二表面来实现所述集成开关电源与外部PCB板之间的电气连接。
进一步的，所述第一组凸块呈一矩阵排列。
进一步的，所述重分布层单元呈矩形形状，以按照所述矩阵的行或者列将所述第一组凸块中电极性相同的凸块连接。或者，所述重分布层单元将所述矩阵的不同行或者列的电极性相同的第一组凸块中的凸块连接。
依据本发明实施例的集成开关电源的倒装封装结构中，所述重分布层将所述电极性集中排布于所述硅片的一区域内。
所述集成开关电源包括一集成至少两个功率器件的功率器件硅片。或者，所述集成开关电源包括至少一个分立布置的包括单个功率器件的功率器件硅片。
进一步的，所述功率器件为横向双扩散金属氧化物半导体晶体管。
进一步的，所述倒装片封装结构为方形扁平无引脚封装（QFN）结构或者双排平面无引脚封装（DFN）结构。
所述引脚覆盖所有或者部分具有相同电极性的所述第二组凸块中的凸块。
进一步的，具有所述电极性的所述引脚沿着所述引线框架的一侧依次间隔，平行排列。
进一步的，所述引脚呈矩形形状或者拱形形状或者“E”字形形状。
依据本发明实施例的一种集成开关电源的倒装封装方法，用以封装一集成开关电源，包括：
提供一个或者多个硅片，所述硅片的第一表面包括一组第一组凸块，所述第一组凸块具有至少两种以上的电极性；
在所述硅片上布设一重分布层，所述重分布层包括一组重分布层单元，所述重分布层单元的第一表面用以连接所述第一组凸块中的电极性相同的凸块；所述重分布层单元的第二表面包括一组第二组凸块，所述第二组凸块用以将所述电极性进行重新排布；
在所述重分布层上布设一引线框架，所述引线框架包括一组引脚，所述引脚的第一表面与所述第二组凸块中的电极性相同的凸块连接，以使所述引脚具有相应的电极性；
利用一倒装片封装结构将所述硅片、所述第一组凸块、所述第二组凸块和所述引线框架进行封装，并利用所述引线框架的第二表面来实现所述集成开关电源与外部PCB板之间的电气连接。
进一步的，所述第一组凸块呈一矩阵排列。
进一步的，所述重分布层单元呈矩形形状，以按照所述矩阵的行或者列将所述第一组凸块中电极性相同的凸块连接。或者所述重分布层单元将所述矩阵的不同行或者列的电极性相同的第一组凸块中的凸块连接。
进一步的，所述PCB板上具有多个金属层，以分别与所述引脚的第二表面连接。
依据本发明实施例的集成开关电源的倒装封装结构和倒装封装方法，通过重分布层（RDL）将不同的电极性在引线框架区域内重新进行排列分布，以获得最优化的电极分布，从而PCB板的金属层以及引线框架的引脚的面积和厚度可以设置为较大的数值，在实现硅片与外部的电气连接的同时，也减小了电流传导路径的电阻，降低了功率损耗，提高载流能力，提高了开关电源的效率。并且，通过调整功率器件的面积，功率器件区域可以扩展或者缩小，倒装封装结构的尺寸可以成比例进行调节。因此对于不同额定电流的功率器件，简化了产品系列的设计，简化了封装工艺，增强了通用性。
附图说明
为了更清楚地说明本发明实施例的技术方案，下面将对实施例描述中所需要使用的附图作简单地介绍，显而易见地，下面描述中的附图仅仅是本发明的实施例，对于本领域普通技术人员来讲，在不付出创造性劳动的前提下，还可以根据提供的附图获得其他的附图。在下文中，在不同附图中，相同的标号表示相同的部件。
图1所示为一采用降压型拓扑结构的开关电源的原理框图；
图2所示为依据本发明一实施例的一功率器件硅片上的焊垫、焊锡球的布置图；
图3所示为依据本发明实施例的图2所示的功率器件硅片的倒装封装结构的重分布层以及引线框架的布置图；
图4A所示为图3所示的依据本发明实施例的功率器件硅片的倒装封装结构沿轴线B-B’的剖面图；
图4B所示为图3所示的依据本发明实施例的功率器件硅片的倒装封装结构沿轴线A-A’的剖面图；
图5所示为依据本发明另一实施例的单片开关电源硅片上的焊垫、焊锡球的布置图；
图6所示为依据本发明实施例的图5所示的单片开关电源硅片的倒装封装结构的重分布层的布置图；
图7所示为依据本发明实施例的图5所示的单片开关电源硅片的倒装封装结构的引线框架的布置图；
图8A所示为图7所示的依据本发明实施例的单片开关电源硅片的倒装封装结构沿轴线A-A’的剖面图；
图8B所示为图7所示的依据本发明实施例的单片开关电源硅片的倒装封装结构沿轴线B-B’的剖面图；
图9所示为依据本发明一实施例的单片开关电源硅片的倒装封装结构的示意图；
图10所示为依据本发明另一实施例的单片开关电源硅片的倒装封装结构的示意图；
图11所示为依据本发明一实施例的集成开关电源的倒装封装方法的流程图。
具体实施方式
以下结合附图对本发明的几个优选实施例进行详细描述，但本发明并不仅仅局限于这些实施例。本发明涵盖任何在本发明的精髓和范围上所做的替代、修改、等效方法以及方案。为了使公众对本发明有彻底的了解，在以下本发明优选实施例中详细说明了具体的细节，而对本领域技术人员来说没有这些细节的描述也可以完全理解本发明。
参考图1，所示为一采用降压型拓扑结构的开关电源的原理框图。其中，功率器件M1，功率器件M2，电感L1和电容C1组成一降压型的功率级电路，以将输入电压Vin转换为输出电压Vout来驱动负载101。开关电源100的控制方式为闭环控制方式。反馈电路102接收输出电压Vout，并产生一表征输出电压Vout的反馈信号Vfb；控制和驱动电路103根据接收到的所述反馈信号Vfb和一表征期望输出电压的基准电压Vref产生相应的控制信号，来控制功率器件M1和功率器件M2周期性的开通和断开，以使输出电压Vout维持基本恒定。
对集成电路而言，可以通过不同的方式来实现图1所示的开关电源。例如，可以将功率器件M1，功率器件M2和控制和驱动电路103分别制造为一单颗的硅片，然后通过引线在封装内部实现不同硅片之间的电性连接。当然，这类实现方式，不可避免的会产生由引线上的电阻和寄生电感带来的功率损耗。但是，采用这样的实现方式，硅片制造工艺会相对简单一些。
另外，也可以用一单颗的硅片集成功率器件M1，功率器件M2和控制和驱动电路103。这样的单片集成开关电源由于不需要各功能元件之间的引线连接，因此功能元件间的引线寄生电阻和寄生电感减小。这种方案与各个功能元件相互分离的分立元件解决方案相比较，功能元件间的较低的引线寄生电阻和寄生电感使得单片集成开关电源可以容纳更大的电流密度，并且可以工作在较高的开关频率。但是，这样的实现方式制造工艺复杂，也非常具有难度。
不管采用哪种集成方式，最后都需要对硅片进行封装，以实现集成电路硅片与外部之间的电气连接，以及为集成电路芯片提供一个稳定可靠的工作环境，并对集成电路硅片起到机械或环境保护的作用。对开关电源类集成电路的封装而言，通常均需要三个引脚来实现与外部的电气连接，输入引脚IN用以接收输入电压Vin，接地引脚GND用以给集成电路芯片提供一地电位，输出引脚LX用以输出一定的电信号来驱动负载。
结合图1所示的开关电源的示例，以功率器件M1和功率器件M2为横向双扩散金属氧化物半导体晶体管（LDMOS）为例，输入引脚IN即为功率器件M1的漏极，用以接收输入电压Vin；接地引脚GND即为功率器件M2的源极，用以给集成电路芯片提供一地电位；输出引脚LX即为功率器件M1的源极和功率器件M2的漏极的公共连接点，用以连接电感L1和电容C1，进而输出恒定的输出电信号。
依据本发明实施例的倒装芯片封装结构既可以适用于元件分立的集成方式，也可以适用于单片集成的集成方式，可以实际需要进行选择。
以下将结合实施例，并以图1所示的开关电源为例，详细说明依据本发明的开关电源的倒装封装结构和倒装封装方法。
实施例一：元件分立的集成方式
在该实施例中，功率器件M1，功率器件M2和控制和驱动电路103分别为一单颗的硅片。以连接重分布层和硅片以及重分布层和引线框架的凸块为焊垫以及其上的焊锡球为例来说明该实施例的倒装封装结构。参考图2，所示为依据本发明一实施例的一功率器件硅片上的焊垫、焊锡球的布置图。硅片201上具有多组焊垫以及焊垫上的焊锡球。其中，焊垫203为源极焊垫，其上的焊锡球202为源极焊锡球；焊垫205为漏极焊垫，其上的焊锡球204为漏极焊锡球。焊锡球202和焊锡球204呈矩阵排列。
参考图3，所示为依据本发明实施例的图2所示的功率器件硅片的倒装封装结构的重分布层以及引线框架的布置图。其中，重分布层RDL包括一组漏极重分布单元301和一组源极重分布层304。按照焊锡球204的矩阵排列方式，漏极重分布层单元301的第一表面覆盖漏极焊锡球204，并通过第二表面上的焊垫302和焊锡球303，将漏极电极性引至重分布层的左半区域；源极重分布层单元304的第一表面覆盖源极焊锡球202，并通过第二表面上的焊垫305和焊锡球306，将源极电极性引至重分布层的右半区域，从而将漏极电极性和源极电极性分割为两个独立并且相互不重叠的区域。
然后，引线框架的每一引脚的第一表面覆盖相同电极性的焊锡球，从而使每一引脚具有不同的电极性。在图3中，引脚307的第一表面覆盖具有漏极电极性的一组焊锡球303；引脚308的第一表面覆盖具有源极电极性的一组焊锡球305。然后，引线框架再与PCB印刷电路板上的金属层（如铜层）连接，实现了功率器件的漏极和源极与外部的电气连接。
参考图4A，所示为图3所示的依据本发明实施例的功率器件硅片的倒装封装结构沿轴线B-B’的剖面图。硅片201（功率器件）倒置，其第一表面上的焊垫205和焊锡球204与重分布层单元301的第一表面连接；重分布层单元301的第二表面上的焊垫302和焊锡球303与引线框架的引脚307的第一表面连接；引脚307的第二表面与PCB板402上的金属层401连接。
通过一组重分布层单元301将漏极电极性从分散于硅片201的整个区域转移至硅片201的整左侧区域，从而PCB板的金属层401以及引线框架的引脚307的面积和厚度可以设置为较大的数值，在实现硅片201与外部的电气连接的同时，也减小了电流传导路径的电阻，降低了功率损耗，提高了开关电源的效率。
参考图4B，所示为图3所示的依据本发明实施例的功率器件硅片的倒装封装结构沿轴线A-A’的剖面图。硅片201（功率器件）倒置，其第一表面上的焊垫203和焊锡球202与重分布层单元304的第一表面连接；重分布层单元304的第二表面上的焊垫305和焊锡球306与引线框架的引脚308的第一表面连接；引脚308的第二表面与PCB板402上的金属层403连接。
通过一组重分布层单元304将源极电极性从分散于硅片201的整个区域转移至硅片201的整右侧区域，从而PCB板的金属层403以及引线框架的引脚308的面积和厚度可以设置为较大的数值，在实现硅片201与外部的电气连接的同时，也减小了电流传导路径的电阻，降低了功率损耗，提高了开关电源的效率。
并且，通过调整功率器件的面积，功率器件区域可以扩展或者缩小，倒装封装结构的尺寸可以成比例进行调节。因此对于不同额定电流的功率器件，简化了产品系列的设计，简化了封装工艺，增强了通用性。
在该实施例中，功率器件可以是任何合适类型的晶体管，如横向双扩散金属氧化物半导体晶体管（LDMOS）。引线框架的材料可以是任何合适的材料（如铜合金等）。同样，倒装封装结构可以是方形扁平无引脚封装（QFN）或者双排平面无引脚封装（DFN），或者任何其他合适的封装。进一步，用以连接重分布层和硅片以及重分布层和引线框架的凸块也可用任何合适的技术（如铜柱、锡、化学镍金等）。
实施例二：单片集成的集成方式
采用这种集成方式，两个功率器件以及控制和驱动电路集成于一单颗的硅片中。由于不需要控制和驱动电路和功率器件之间的引线连接，因此各功能元件之间的引线上的寄生电阻和寄生电感减小。以连接重分布层和硅片以及重分布层和引线框架的凸块为焊垫以及其上的焊锡球为例来说明该实施例的倒装封装结构。参考图5，所示为依据本发明另一实施例的单片开关电源硅片上的焊垫、焊锡球的布置图。其中，硅片501包括两个并列排列的功率器件，以及控制和驱动电路。在此，为方便说明，仅仅列出了功率器件的焊垫以及焊锡球的布置方式，控制和驱动电路的焊垫以及焊锡球的布置方式在此不进行详细说明。
硅片501的第一表面上设置有多组焊垫以及焊垫上的焊锡球，并且，这些焊垫和焊锡球呈矩阵排列。其中，输入焊垫502以及输入焊垫之上的输入焊锡球503与接地焊垫504以及接地焊垫之上的接地焊锡球505位于同一行，并与一组输出焊垫506以及输出焊垫之上的输出焊锡球507相互间隔，依次排列。
参考图6，所示为依据本发明实施例的图5所示的单片开关电源硅片的倒装封装结构的重分布层的布置图。按照矩阵排列结构，重分布层RDL的重分布层单元将输入焊锡球503，输出焊锡球507，接地焊锡球505重新进行排列分布。重分布层的第一表面分别与输入焊锡球IN，输出焊锡球LX，接地焊锡球GND进行相应的连接；重分布层的第二表面上具有另一组焊垫和焊锡球，以将硅片501上的输入，输出和接地三种电极性重新进行排列分布，以方便于引脚排列，并且最大程度的减小电流传导路径的电阻。具体的，重分布层单元601的第一表面完全覆盖输入焊锡球503，第二表面上布置有第二组焊垫604以及其上的焊锡球605，以将输入电极性IN转移至硅片区域的左侧区域。重分布层单元602的第一表面完全覆盖接地焊锡球505，第二表面上布置有焊垫606以及其上的焊锡球607，以将接地电极性GND转移至硅片区域的中间区域。重分布层单元603的第一表面完全覆盖输出焊锡球507，第二表面上布置有焊垫608以及其上的焊锡球609，以将输出电极性LX转移至硅片区域的右侧区域。
参考图7，所示为依据本发明实施例的图5所示的单片开关电源硅片的倒装封装结构的引线框架的布置图。如图6所示，利用重分布层RDL已经将不同电极性进行了重新分布，输入电极性位于硅片区域的左侧区域，接地电极性位于硅片区域的中间区域，输出电极性位于硅片区域的右侧区域。因此，引线框架的输入引脚702，输出引脚704和接地引脚703可以表现为三个整片的金属层结构。例如，引线框架的引脚可以设置为具有较厚厚度的铜金属层。这样不仅为硅片和重分布层提供很好的机械支撑，而且，较厚的金属层也可以使作为电流传导路径的组成部分的引脚具有较小的电阻。
参考图8A，所示为图7所示的依据本发明实施例的单片开关电源的倒装封装结构沿轴线A-A’的剖面图。其中，硅片501倒置，其上的输出焊垫506以及输出焊锡球507连接至重分布层单元603的第一表面。重分布层单元603的第二表面上的焊垫608以及焊锡球609连接至引线框架的引脚704的第一表面；引脚704的第二表面连接至PCB板801上的金属层802。
参考图8B，所示为图7所示的依据本发明实施例的单片开关电源的倒装封装结构沿轴线B-B’的剖面图。其中，硅片501倒置，其上的输入焊垫502以及输入焊锡球503连接至重分布层单元601的第一表面。重分布层单元601的第二表面上的焊垫604以及焊锡球605连接至引线框架的引脚702的第一表面；引脚702的第二表面连接至PCB板801上的金属层803。硅片501上的接地焊垫504以及接地焊锡球505连接至重分布层单元602的第一表面。重分布层单元602的第二表面上的焊垫606以及焊锡球607连接至引线框架的引脚703的第一表面；引脚703的第二表面连接至PCB板801上的金属层804。
依据本发明实施例的上述单片开关电源的倒装封装结构，根据特定的开关电源硅片的电路布置和相关联的PCB路径，通过相应的重分布层结构，对各不同的电极性进行重新分布，使得电极性能够集中分布，便于引脚和PCB板的金属层的布设。进而，引脚和PCB板的金属层可以设置为具有较大面积和较厚厚度的金属层，以减小电流导电路径的电阻，提高传输路径的传导效率。
另一方面，倒装封装结构的尺寸可以成比例进行调节。通过调整功率器件的面积，功率器件区域可以扩展或者缩小。因此对于不同额定电流的功率器件，简化了产品系列的设计，简化了封装工艺，增强了通用性。
以上详细说明了依据本发明一实施例的重分布层、引线框架、PCB板的铜金属层的布设方式。本领域技术人员可以得知，其他合适形式的布设方式也同样适用于本发明的倒装封装结构。
参考图9，所示为依据本发明一实施例的单片开关电源硅片的倒装封装结构的示意图。在该实施例中，通过重分布层对输入、输出和接地三种电极性进行重新分配，然后通过引线框架的引脚将这三种电极性引出。其中，引脚902（GND）不是规则的矩形形状，而是根据重分布层的结构表现为相应的形状，并且三个引脚（输入引脚901，接地引脚902和输出引脚903）的区域不互相重叠，具体表示为“E”形状。
参考图10，所示为依据本发明另一实施例的单片开关电源硅片的倒装封装结构的示意图。在该实施例中，重分布层单元可以覆盖单个的焊垫以及焊锡球，也可以横跨行或者列以将不同行或者列中相同电极性的焊锡球连接起来，并将不同的电极性转移至不同的区域。例如，位于左侧区域的输入引脚1001（IN），位于中间区域的接地引脚1002（GND）和位于右侧区域的输出引脚1003（LX）。
以下结合实施例详细说明依据本发明的集成开关电源的倒装封装方法。
参考图11，所示为依据本发明一实施例的集成开关电源的倒装封装方法的流程图。在该实施例中，集成开关电源的倒装封装方法包括以下步骤：
S1101：提供一个或者多个硅片，所述硅片的第一表面包括一组第一组凸块，所述第一组凸块具有至少两种以上的电极性；
S1102：在所述硅片上布设一重分布层，所述重分布层包括一组重分布层单元，所述重分布层单元的第一表面用以连接所述第一组凸块中的电极性相同的凸块；所述重分布层单元的第二表面包括一组第二组凸块，所述第二组凸块用以将所述电极性进行重新排布；
S1103：在所述重分布层上布设一引线框架，所述引线框架包括一组引脚，所述引脚的第一表面与所述第二组凸块中的电极性相同的凸块连接，以使所述引脚具有相应的电极性；
S1104：利用一倒装片封装结构将所述硅片、所述第一组凸块、所述第二组凸块和所述引线框架进行封装，并利用所述引线框架的第二表面来实现所述集成开关电源与外部PCB板之间的电气连接。
进一步的，所述第一组凸块可以设置为规则的矩阵排列。因此，在步骤S1102中，按照矩阵的行或者列，将相同行或者列中的具有相同电极性的第一组凸块中的凸块利用一组呈矩形形状的重分布层单元的第一表面将其分别连接起来。当然也可以跨越不同的行或者列，将不同行或者列中的具有相同电极性的第一组凸块中的凸块利用一完整的重分布层单元的第一表面将其分别连接起来，此时重分布层单元不是规则的几何形状。
另一方面，重分布层单元的第二表面的第二组凸块也相应的具有了与第一组凸块相同的电极性。通过对所述第二组凸块的排布，将具有相同电极性的第二组凸块中的凸块转移至一相对集中的区域。例如，可以是沿着所述硅片区域的一边界依次间隔，平行排列；或者，保证各电极性区域互不重叠，相互间隔，并且方便于后续引线框架的引脚的设置。
在步骤S1103中，引线框架的一组引脚的第一表面分别覆盖第二组凸块中具有相同电极性的凸块，从而将电极性通过所述引脚分别对外引出。由于重分布层对电极性的重新排布，使得具有相同电极性的第二组凸块区域相对集中，因此，引脚的布置可以相对简单一些，并且，引脚可以设置为具有较大面积和较厚厚度的金属层，从而降低电流传导路径的电阻，减少损耗。对开关电源而言，需要传导较大电流的路径包括输入引脚，输出引脚和接地引脚。
在步骤S1104中，还可以在PCB（印刷电路板）上设置不同的金属层，来分别与所述引线框架的不同引脚的第二表面连接，相应的，所述金属层同样可以设置具有较大的面积，来减低电阻。
以上对依据本发明的优选实施例的集成开关电源的倒装封装结构和倒装封装方法进行了详尽描述，本领域普通技术人员据此可以推知其他技术或者结构以及电路布局、元件等均可应用于所述实施例，例如，功率器件的类型，引线框架的材料，倒装封装结构的类型，以及凸块的构成可以为任何合适的形式。上述实施例中，并没有详细说明倒装片封装结构，本领域技术人员可以得知任何合适类型的塑封结构，如为方形扁平无引脚封装（QFN）结构或者双排平面无引脚封装（DFN）结构均适用于依据本发明的倒装封装结构。
在本文中，诸如第一和第二等之类的关系术语仅仅用来将一个实体或者操作与另一个实体或操作区分开来，而不一定要求或者暗示这些实体或操作之间存在任何这种实际的关系或者顺序。而且，术语“包括”、“包含”或者其任何其他变体意在涵盖非排他性的包含，从而使得包括一系列要素的过程、方法、物品或者设备不仅包括那些要素，而且还包括没有明确列出的其他要素，或者是还包括为这种过程、方法、物品或者设备所固有的要素。在没有更多限制的情况下，由语句“包括一个……”限定的要素，并不排除在包括所述要素的过程、方法、物品或者设备中还存在另外的相同要素。
依照本发明的实施例如上文所述，这些实施例并没有详尽叙述所有的细节，也不限制该发明仅为所述的具体实施例。显然，根据以上描述，可作很多的修改和变化。本说明书选取并具体描述这些实施例，是为了更好地解释本发明的原理和实际应用，从而使所属技术领域技术人员能很好地利用本发明以及在本发明基础上的修改使用。本发明仅受权利要求书及其全部范围和等效物的限制。

Claims (18)

1.一种集成开关电源的倒装封装装置，用以封装一集成开关电源，其特征在于，包括，
一个或者多个硅片，所述硅片的第一表面包括一组第一组凸块，所述第一组凸块具有至少两种以上的电极性；
一重分布层，其包括一组重分布层单元，所述重分布层单元的第一表面用以连接所述第一组凸块中的电极性相同的凸块；所述重分布层单元的第二表面包括一组第二组凸块，所述第二组凸块用以将所述电极性进行重新排布；
一引线框架，包括一组引脚，所述引脚的第一表面与所述第二组凸块中的电极性相同的凸块连接，以使所述引脚具有相应的电极性；
一倒装片封装结构，用以将所述硅片、所述重分布层和所述引线框架进行封装，并利用所述引线框架的第二表面来实现所述集成开关电源与外部PCB板之间的电气连接。
2.根据权利要求1所述的集成开关电源的倒装封装结构，其特征在于，所述第一组凸块呈一矩阵排列。
3.根据权利要求2所述的集成开关电源的倒装封装结构，其特征在于，所述重分布层单元呈矩形形状，以按照所述矩阵的行或者列将所述第一组凸块中电极性相同的凸块连接。
4.根据权利要求2所述的集成开关电源的倒装封装结构，其特征在于，所述重分布层单元将所述矩阵的不同行或者列的电极性相同的第一组凸块中的凸块连接。
5.根据权利要求1所述的集成开关电源的倒装封装结构，其特征在于，所述重分布层将所述电极性集中排布于所述硅片的一区域内。
6.根据权利要求1所述的集成开关电源的倒装封装结构，其特征在于，所述集成开关电源包括一集成至少两个功率器件的功率器件硅片。
7.根据权利要求1所述的集成开关电源的倒装封装结构，其特征在于，所述集成开关电源包括至少一个分立布置的包括单个功率器件的功率器件硅片。
8.根据权利要求6或7所述的集成开关电源的倒装封装结构，其特征在于，所述功率器件为横向双扩散金属氧化物半导体晶体管。
9.根据权利要求1所述的集成开关电源的倒装封装结构，其特征在于，所述倒装片封装结构为方形扁平无引脚封装（QFN）结构或者双排平面无引脚封装（DFN）结构。
10.根据权利要求1所述的集成开关电源的倒装封装结构，其特征在于，所述引脚覆盖所有或者部分具有相同电极性的所述第二组凸块中的凸块。
11.根据权利要求1所述的集成开关电源的倒装封装结构，其特征在于，具有所述电极性的所述引脚沿着所述引线框架的一侧依次间隔，平行排列。
12.根据权利要求1所述的单片集成开关电源的倒装封装结构，其特征在于，所述引脚呈矩形形状或者拱形形状或者“E”字形形状。
13.一种集成开关电源的倒装封装方法，用以封装一集成开关电源，其特征在于，包括：
提供一个或者多个硅片，所述硅片的第一表面包括一组第一组凸块，所述第一组凸块具有至少两种以上的电极性；
在所述硅片上布设一重分布层，所述重分布层包括一组重分布层单元，所述重分布层单元的第一表面用以连接所述第一组凸块中的电极性相同的凸块；所述重分布层单元的第二表面包括一组第二组凸块，所述第二组凸块用以将所述电极性进行重新排布；
在所述重分布层上布设一引线框架，所述引线框架包括一组引脚，所述引脚的第一表面与所述第二组凸块中的电极性相同的凸块连接，以使所述引脚具有相应的电极性；
利用一倒装片封装结构将所述硅片、所述第一组凸块、所述第二组凸块和所述引线框架进行封装，并利用所述引线框架的第二表面来实现所述集成开关电源与外部PCB板之间的电气连接。
14.根据权利要求13所述的集成开关电源的倒装封装方法，其特征在于，所述第一组凸块呈一矩阵排列。
15.根据权利要求14所述的集成开关电源的倒装封装方法，其特征在于，所述重分布层单元呈矩形形状，以按照所述矩阵的行或者列将所述第一组凸块中电极性相同的凸块连接。
16.根据权利要求14所述的集成开关电源的倒装封装方法，其特征在于，所述重分布层单元将所述矩阵的不同行或者列的电极性相同的第一组凸块中的凸块连接。
17.根据权利要求13所述的集成开关电源的倒装封装结构，其特征在于，所述重分布层将所述电极性集中排布于所述硅片的一区域内。
18.根据权利要求13所述的集成开关电源的倒装封装结构，其特征在于，所述PCB板上具有多个金属层，以分别与所述引脚的第二表面连接。
CN201210335201.8A 2012-09-12 2012-09-12 集成开关电源的倒装封装装置及其倒装封装方法 Active CN102842564B (zh)

Priority Applications (4)

Application Number Priority Date Filing Date Title
CN201210335201.8A CN102842564B (zh) 2012-09-12 2012-09-12 集成开关电源的倒装封装装置及其倒装封装方法
TW102120539A TWI512937B (zh) 2012-09-12 2013-06-10 Flip - mounted package for integrated switching power supply and its flip - chip packaging method
US14/018,206 US9024440B2 (en) 2012-09-12 2013-09-04 Flip-chip package structure and method for an integrated switching power supply
US14/672,512 US9245872B2 (en) 2012-09-12 2015-03-30 Flip-chip package structure and method for an integrated switching power supply

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210335201.8A CN102842564B (zh) 2012-09-12 2012-09-12 集成开关电源的倒装封装装置及其倒装封装方法

Publications (2)

Publication Number Publication Date
CN102842564A true CN102842564A (zh) 2012-12-26
CN102842564B CN102842564B (zh) 2014-06-25

Family

ID=47369783

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210335201.8A Active CN102842564B (zh) 2012-09-12 2012-09-12 集成开关电源的倒装封装装置及其倒装封装方法

Country Status (3)

Country Link
US (2) US9024440B2 (zh)
CN (1) CN102842564B (zh)
TW (1) TWI512937B (zh)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106206515A (zh) * 2014-12-29 2016-12-07 联发科技股份有限公司 倒装芯片及形成倒装芯片的方法
CN108028230A (zh) * 2015-09-14 2018-05-11 罗姆股份有限公司 半导体设备
CN110534494A (zh) * 2019-09-06 2019-12-03 深圳市安信达存储技术有限公司 一种bga芯片引脚二次排列封装方法及封装结构
CN114267656A (zh) * 2021-06-02 2022-04-01 青岛昇瑞光电科技有限公司 功率模块的封装结构及封装方法

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6336293B2 (ja) * 2014-02-21 2018-06-06 ローム株式会社 電圧生成装置
JP6019367B2 (ja) * 2015-01-13 2016-11-02 株式会社野田スクリーン 半導体装置
BR112017027434A2 (pt) 2015-08-13 2018-09-04 Exxonmobil Chemical Patents Inc folhas com múltiplas camadas compreendendo um polipropileno com alta resistência do fundido
KR102389772B1 (ko) * 2015-12-03 2022-04-21 삼성전자주식회사 반도체 장치 및 이의 제조 방법
CN107393836B (zh) 2017-06-19 2020-04-10 矽力杰半导体技术(杭州)有限公司 芯片封装方法及封装结构
CN107808868B (zh) 2017-10-13 2020-03-10 矽力杰半导体技术(杭州)有限公司 芯片封装结构及其制造方法
CN110323141B (zh) 2019-04-15 2021-10-12 矽力杰半导体技术(杭州)有限公司 引线框架结构，芯片封装结构及其制造方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1357920A (zh) * 2001-12-21 2002-07-10 威盛电子股份有限公司 覆晶晶片导电凸块与再分布导线层配置
CN101593734A (zh) * 2008-05-27 2009-12-02 联发科技股份有限公司 倒装芯片封装及半导体芯片封装
US20100193959A1 (en) * 2009-01-30 2010-08-05 Broadcom Corporation Redistribution Layer Power Grid
US20100283085A1 (en) * 2009-05-06 2010-11-11 Majid Bemanian Massively Parallel Interconnect Fabric for Complex Semiconductor Devices

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6130546A (en) * 1998-05-11 2000-10-10 Lsi Logic Corporation Area array (flip chip) probe card
US6713860B2 (en) * 2002-02-01 2004-03-30 Intel Corporation Electronic assembly and system with vertically connected capacitors
TW586205B (en) * 2001-06-26 2004-05-01 Intel Corp Electronic assembly with vertically connected capacitors and manufacturing method
US6800947B2 (en) * 2001-06-27 2004-10-05 Intel Corporation Flexible tape electronics packaging
US7061088B2 (en) * 2002-10-08 2006-06-13 Chippac, Inc. Semiconductor stacked multi-package module having inverted second package
US6900538B2 (en) * 2003-06-03 2005-05-31 Micrel, Inc. Integrating chip scale packaging metallization into integrated circuit die structures
US6875921B1 (en) * 2003-10-31 2005-04-05 Xilinx, Inc. Capacitive interposer
US7566960B1 (en) * 2003-10-31 2009-07-28 Xilinx, Inc. Interposing structure
US20050133929A1 (en) * 2003-12-18 2005-06-23 Howard Gregory E. Flexible package with rigid substrate segments for high density integrated circuit systems
US7078812B2 (en) * 2004-08-30 2006-07-18 Hewlett-Packard Development Company, L.P. Routing differential signal lines in a substrate
JP2006216758A (ja) * 2005-02-03 2006-08-17 Three M Innovative Properties Co プリント回路基板の接続方法
US7944048B2 (en) * 2006-08-09 2011-05-17 Monolithic Power Systems, Inc. Chip scale package for power devices and method for making the same
US8237289B2 (en) * 2007-01-30 2012-08-07 Kabushiki Kaisha Toshiba System in package device
US7595226B2 (en) * 2007-08-29 2009-09-29 Freescale Semiconductor, Inc. Method of packaging an integrated circuit die
WO2010144792A1 (en) * 2009-06-11 2010-12-16 Rogers Corporation Dielectric materials, methods of forming subassemblies therefrom, and the subassemblies formed therewith
US8084780B2 (en) * 2009-08-13 2011-12-27 Semileds Optoelectronics Co. Smart integrated semiconductor light emitting system including light emitting diodes and application specific integrated circuits (ASIC)
US20110241125A1 (en) * 2010-03-31 2011-10-06 Semtech Corporation Power Semiconductor Device with Low Parasitic Metal and Package Resistance
TWI418269B (zh) * 2010-12-14 2013-12-01 Unimicron Technology Corp 嵌埋穿孔中介層之封裝基板及其製法
US8546925B2 (en) * 2011-09-28 2013-10-01 Texas Instruments Incorporated Synchronous buck converter having coplanar array of contact bumps of equal volume
TWI508258B (zh) * 2013-12-19 2015-11-11 矽品精密工業股份有限公司 半導體封裝件及其製法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1357920A (zh) * 2001-12-21 2002-07-10 威盛电子股份有限公司 覆晶晶片导电凸块与再分布导线层配置
CN101593734A (zh) * 2008-05-27 2009-12-02 联发科技股份有限公司 倒装芯片封装及半导体芯片封装
US20100193959A1 (en) * 2009-01-30 2010-08-05 Broadcom Corporation Redistribution Layer Power Grid
US20100283085A1 (en) * 2009-05-06 2010-11-11 Majid Bemanian Massively Parallel Interconnect Fabric for Complex Semiconductor Devices

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106206515A (zh) * 2014-12-29 2016-12-07 联发科技股份有限公司 倒装芯片及形成倒装芯片的方法
CN106206515B (zh) * 2014-12-29 2019-03-29 联发科技股份有限公司 倒装芯片及形成倒装芯片的方法
CN108028230A (zh) * 2015-09-14 2018-05-11 罗姆股份有限公司 半导体设备
CN108028230B (zh) * 2015-09-14 2021-02-05 罗姆股份有限公司 半导体设备
CN110534494A (zh) * 2019-09-06 2019-12-03 深圳市安信达存储技术有限公司 一种bga芯片引脚二次排列封装方法及封装结构
CN114267656A (zh) * 2021-06-02 2022-04-01 青岛昇瑞光电科技有限公司 功率模块的封装结构及封装方法

Also Published As

Publication number Publication date
US9024440B2 (en) 2015-05-05
US20150206857A1 (en) 2015-07-23
TW201413912A (zh) 2014-04-01
US9245872B2 (en) 2016-01-26
TWI512937B (zh) 2015-12-11
CN102842564B (zh) 2014-06-25
US20140070385A1 (en) 2014-03-13

Similar Documents

Publication Publication Date Title
CN102842564B (zh) 集成开关电源的倒装封装装置及其倒装封装方法
CN101719487B (zh) 单片集成开关型调节器的倒装封装装置及其封装方法
US8400778B2 (en) Layout schemes and apparatus for multi-phase power switch-mode voltage regulator
CN101656250B (zh) 具有立体匹配互连板的紧密封装半导体芯片
CN101359657B (zh) 多芯片直流-直流升压功率转换器的封装结构
CN102376669B (zh) 半导体器件
CN105280625A (zh) 半导体装置和电子设备
CN101325197A (zh) 具有共同封装的肖特基二极管的高压高功率升压变换器
US10198020B2 (en) Interleaved parallel circuit, integrated power module and integrated power chip
US10620654B2 (en) Alternatingly-switched parallel circuit, integrated power module and integrated power package
CN103107171B (zh) 一种倒装芯片的半导体器件
CN104659016B (zh) 半导体器件
TW201230290A (en) Semiconductor device with stacked power converter
CN103824853A (zh) 应用于开关型调节器的集成电路组件
EP3826053A1 (en) Chip power supply system, chip, pcb, and computer device
US9054088B2 (en) Multi-component chip packaging structure
US20240235393A1 (en) Power module
JP4694539B2 (ja) 出力制御装置、ならびに、これを用いたａｃ／ｄｃ電源装置、回路装置、ｌｅｄバックライト回路装置及びスイッチング型ｄｃ／ｄｃコンバータ装置
US20080237790A1 (en) Composite semiconductor device
JP2009206204A (ja) 出力制御装置
CN104377175A (zh) 封装的功率晶体管和功率封装
CN103985694B (zh) 集成电路组件及其封装组件
JP2009038956A (ja) 出力制御装置
CN103762212B (zh) 应用于开关型调节器的集成电路组件
CN104218821B (zh) 逆变器装置以及电动机驱动装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CP02 Change in the address of a patent holder
CP02 Change in the address of a patent holder

Address after: 310051 No. 6 Lianhui Street, Xixing Street, Binjiang District, Hangzhou City, Zhejiang Province

Patentee after: Silergy Semiconductor Technology (Hangzhou ) Co., Ltd.

Address before: 310012 Wensanlu Road, Hangzhou Province, No. 90 East Software Park, science and technology building A1501

Patentee before: Silergy Semiconductor Technology (Hangzhou ) Co., Ltd.