CN102420217B - 多芯片半导体封装体及其组装 - Google Patents
多芯片半导体封装体及其组装 Download PDFInfo
- Publication number
- CN102420217B CN102420217B CN201110348417.3A CN201110348417A CN102420217B CN 102420217 B CN102420217 B CN 102420217B CN 201110348417 A CN201110348417 A CN 201110348417A CN 102420217 B CN102420217 B CN 102420217B
- Authority
- CN
- China
- Prior art keywords
- tube core
- die attach
- attach pad
- substrate
- tube
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
- H01L23/4952—Additional leads the additional leads being a bump or a wire
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49537—Plurality of lead frames mounted in one device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L24/41—Structure, shape, material or disposition of the strap connectors after the connecting process of a plurality of strap connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
- H01L24/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29139—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/40245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/40247—Connecting the strap to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45147—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48257—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48601—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/48611—Tin (Sn) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48639—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48644—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48663—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/48669—Platinum (Pt) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48701—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/48711—Tin (Sn) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48738—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48739—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48738—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48744—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48763—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/48769—Platinum (Pt) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
- H01L2224/488—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48801—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/48811—Tin (Sn) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
- H01L2224/488—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48838—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48839—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
- H01L2224/488—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48838—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48844—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
- H01L2224/488—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48863—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/48869—Platinum (Pt) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73215—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73221—Strap and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73263—Layer and strap connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
- H01L2224/83805—Soldering or alloying involving forming a eutectic alloy at the bonding interface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
- H01L2224/83815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
- H01L2224/83862—Heat curing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/848—Bonding techniques
- H01L2224/84801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/848—Bonding techniques
- H01L2224/8485—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85053—Bonding environment
- H01L2224/85095—Temperature settings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85401—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/85411—Tin (Sn) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85439—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85444—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85463—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/85469—Platinum (Pt) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92246—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01012—Magnesium [Mg]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0103—Zinc [Zn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01051—Antimony [Sb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
多芯片半导体封装体及其组装。描述了半导体封装体以及其制造方法。在一个实施例中,该半导体封装体包括具有第一和第二管芯附着垫的基板。第一管芯设置在第一管芯附着垫之上。第二管芯设置在第二管芯附着垫之上。第三管芯设置在第一管芯和第二管芯之间。第三管芯具有第一、第二和第三部分,以使第一部分设置在第一管芯的一部分之上,第二部分设置在第二管芯的一部分之上,并且第三部分设置在第一管芯和第二管芯之间的区域之上。
Description
技术领域
本发明大体上涉及一种半导体封装体,并且尤其涉及一种多芯片半导体封装体及其组装。
背景技术
集成电路芯片通常被包装在封装体中以在环境条件中提供保护,并且能使半导体芯片与其他电子部件(如印刷电路板或者主板)之间电互连。半导体封装体可包括具有引线的支撑引线框、电耦合至该引线框的半导体芯片、以及在该引线框和芯片表面成型的密封材料。
由于低制造成本和高可靠性,引线框封装体用于封装半导体芯片。然而,引线框的成本优势随着封装复杂性的增加而降低。例如,由于封装体尺寸和工艺复杂性的增加,需要多芯片集成的封装体需要使用更昂贵的引线框。
发明内容
这些以及其他问题通常可通过说明本发明的实施例来解决或避免,并取得技术优势。
根据本发明的实施例,半导体封装体包括具有第一和第二管芯附着垫的基板。第一管芯设置在第一管芯附着垫之上。第二管芯设置在第二管芯附着垫之上。具有至少第一、第二和第三部分的第三管芯设置在第一管芯和第二管芯之间,以使第一部分设置在第一管芯的一部分之上,第二部分设置在第二管芯的一部分之上,并且第三部分设置在第一管芯和第二管芯之间的区域之上。
根据本发明的实施例,形成半导体封装体的方法包括附着第一管芯至基板的第一管芯附着垫之上。第二管芯附着至基板的第二管芯附着垫之上。该方法进一步包括将第三芯片附着至第一和第二管芯。在一个或更多实施例中,第三管芯的第一部分附着至第一管芯的第一部分,第三管芯的第二部分附着至第二管芯的第一部分,并且第三管芯的第三部分附着至第一管芯和第二管芯之间的第一区域。
前述已相当概括地概述了本发明实施例的特征,以便可更好地理解以下本发明的详细说明。将在以下说明本发明实施例其他的特征和优点,它们构成本发明权利要求的主题。本领域技术人员应该理解可容易地利用所公开的概念和具体实施例作为用于实现本发明相同目的而变更或设计其他结构或工艺的基础。本领域技术人员还可了解这样同等的构造不脱离所附权利要求所述的本发明的精神和范围。
附图说明
为了更完整地理解本发明及其优势,参考结合附图进行的下面的说明,其中:
图1包括图1a和1b,是根据本发明的实施例的半导体封装体,其中图1a图示了半导体封装体的俯视图,并且图1b图示了半导体封装体的剖视图;
图2图示了根据本发明的实施例使用的引线框基板;
图3图示了根据本发明的实施例的图2的引线框基板的一部分,其中图3a图示了剖视图并且图3b图示了俯视图;
图4包括图4a和4b,图示了根据本发明的实施例的制造阶段的半导体封装体,其中图4a图示了剖视图并且图4b图示了俯视图;
图5图示了根据本发明的实施例的下一制造阶段的半导体封装体的俯视图;
图6包括图6a和6b,图示了根据本发明的实施例的随后的制造阶段的半导体封装体,其中图6a图示了剖视图并且图6b图示了俯视图;
图7包括图7a和7b,图示了根据本发明的实施例的随后的制造阶段的半导体封装体,其中图7a图示了剖视图并且图7b图示了俯视图;
图8图示了根据本发明的实施例成型密封后的下一制造阶段的半导体封装体的剖视图;
图9包括图9a和9b,图示了根据本发明的实施例成型密封后的切割工艺,其中图9a图示了切割前的半导体封装体,而图9b图示了切割后的半导体封装体;
图10图示了其中使用不同厚度芯片的本发明的实施例;
图11包括图11a和11b,图示了在每一个管芯附着垫上设置有不同数目的第一管芯的实施例;
图12图示了根据本发明的实施例的半导体封装体,其中基板的印迹面积减小,尽管管芯附着垫的数目没有减少;以及
图13包括图13a和13b,图示了半导体封装体的实施例,其中不同尺寸的芯片被有效封装。
不同图中的相应数字和符号通常指代相应的部分,除非另有说明。所作的图清楚地说明实施例的相应方面,而并非按比例作图。
具体实施方式
下面详细讨论多个实施例的制作和使用。然而应当认识到,本发明提供了很多适用的发明构思,其可以体现在诸多具体环境中。所讨论的具体实施例仅仅是制作和使用本发明的例证性的具体方式,而并不限制本发明的范围。
将多个芯片集成至单个半导体封装体中需要使用大的管芯垫以支撑所有芯片。可选地,使用多个管芯垫以使每一管芯垫支撑特定芯片。然而,所有这些增加了封装体的尺寸,因而要求使用昂贵的封装技术。例如,越大的封装体需要使用越昂贵的腔成型(cavitymolding)工艺,而越小的封装体可使用越便宜的也称之为地图成型(mapmolding)工艺的模具阵列工艺(MAP)来制造。在多个实施例中,本发明通过使用新的集成策略减小了多芯片半导体封装体的封装体尺寸。这允许比较便宜的地图成型工艺的使用。
在多个实施例中,本发明通过部分地堆叠芯片减小了封装体的尺寸,从而减小了封装体尺寸。在一个或更多实施例中,通过消除引线框中心位置的管芯垫减小了封装体尺寸。
半导体封装体的结构实施例将使用图1进行说明。根据本发明的实施例的半导体封装体的制造方法将使用图2-9进行说明。进一步的结构实施例将使用图10-13进行说明。
根据本发明的实施例,半导体封装体使用图1进行说明。参见图1a,基板10包括第一和第二管芯附着垫11和12。在多个实施例中,基板10包括印刷电路板、陶瓷印刷电路板或凸块芯片载体(BCC)金属载体。
在多个实施例中,基板10包括具有双列扁平无引脚(DFN)(如图1a所示)、方形扁平无引脚(QFN)以及小外型无引脚(SON)框架结构的引线框。引线框是导电的支撑或框架结构,用于牢固地附着半导体器件的管芯或者集成电路(IC)芯片。取决于形成的封装体的类型,引线框的厚度有所不同,例如在约0.1mm至约2mm之间。在多个实施例中,引线框包括约0.05mm至约0.4mm之间的厚度。
在多个实施例中,基板10包括导电金属,如铜、铜合金、或铁镍合金(如“合金42”、殷钢(invar)等)、铝、硅合金、镁、以及包括合金的锌(如黄铜)。基板10的材料基于预期的热、机械和电气特性进行选择。基板10可通过刻蚀和/或冲压工艺形成。
基板10包括底表面上的电气垫,以提供到封装体的电连接。基板10也可包括热垫,以从有源器件向外有效散热。如此,支撑10不仅提供稳定的支撑基底以牢固地附着第一管芯30,而且有助于从第一管芯30向散热器(未示出)和/或可选的热沉(未示出)传输热。
多个接触55设置在第一和第二管芯附着垫11和12的周围。在一个实施例中,半导体封装体包括至少四个设置在第一和第二管芯附着垫11和12上的第一管芯30。在一个实施例中,每一个管芯附着垫具有设置于其上的两个第一管芯30。在一个实施例中,第一管芯30对称地设置于第一和第二管芯附着垫11和12之上。
如图1b所示,第一管芯30通过焊料20耦合至基板10。在多个实施例中,焊料20包括银膏。在多个实施例中,焊料20包括任何合适的导电材料,以耦合基板10至第一管芯30。
如图1a和1b所示,第二管芯50设置在基板10之上。在一个实施例中,第二管芯50包括驱动第一管芯30的驱动电路。因此,在多个实施例中,第二管芯50对称地设置在第一管芯30之间。特别是,如图1a和1b所示,第二管芯50设置在第一管芯30的一部分之上。
在多个实施例中,第一和第二管芯30和50包括模拟、逻辑或功率器件。在一个或更多实施例中,第一管芯30包括功率器件,如功率MOSFET,并且第二管芯50包括用于操作功率MOSFET的电路。
在一个或更多实施例中,第一和第二管芯30和50包括用于汽车应用的器件。在一个实施例中,第一管芯30包括大电流电机功率芯片,并且第二管芯50包括驱动该功率芯片的驱动芯片。在多个实施例的多个汽车和非汽车应用中,第一和第二管芯30和50控制电机的操作。
进一步,在多个实施例中,第一管芯30的每一个并非都相同。在多个实施例中,第一管芯30可为不同类型的管芯,包括不同尺寸和/或功能的管芯。
在多个实施例中,第二管芯50可电耦合至第一管芯30的每一个以及基板10。多个结合垫95设置在第一和第二管芯30和50的每一个上面。多个结合垫95的每个结合垫耦合至第一和第二管芯30和50内的有源电路。
第一多个结合线60耦合第二管芯50至第一管芯30的每一个。第二多个结合线65耦合第二管芯50与基板10上的多个接触55。第一管芯30的每一个通过接触引线75耦合至基板10上的多个接触55。在替代实施例中,接触引线75可仅机械地帮助支撑第一管芯30,而所有的电连接直接形成在基板10中。
在多个实施例中,第一和第二结合线60和65由金制造,但是也可以由铜、铝及其合金制造。在多个实施例中,第一和第二结合线60和65在第一和第二管芯30和50之间或者在第二管芯50与基板10上的多个接触55之间传导功率和/或I/O信号。类似的,接触引线75可以在该第一管芯30和基板10之间传导功率和/或I/O信号。
有利地,通过在第一管芯30之上设置第二管芯50,第一多个结合线60的长度被缩短,减小了电连接的电阻,而且降低了不必要的干扰。因此,由于最终减少了包括电阻、电容和电感的寄生器件,半导体封装体的电性能得以提高。
在多个实施例中,半导体封装体的热性能也被提高了。在一个或更多实施例中,第二管芯50包括温度传感器,以监测半导体封装体的温度。温度升高的主要来源是由于第一管芯30的操作。第一多个结合线60的长度缩短也降低了第二管芯50和第一管芯30之间的热阻。因此,第二管芯50上的温度传感器更有效地传感第一管芯30的温度,从而提高了半导体封装体的热性能。
在基板10之上设置密封剂70(图1b)以覆盖第一和第二管芯30和50。在多个实施例中,密封剂70保护第一和第二管芯30和50以及基板10。密封剂70包括成型材料。在多个实施例中,密封剂70包括聚合物。在一个实施例中,密封剂70包括环氧树脂基成型化合物。
在多个实施例中,在第一管芯30之上放置第二管芯50减小了基板10的面积(印迹(footprint))。有利地,由于减小了基板10的面积,本发明的实施例降低了制造半导体封装体的成本。
根据本发明的实施例的半导体封装体的制造方法将使用图2-9进行说明。
图2图示了包括多个管芯附着垫11a/12a-11f/12f的基板10。图3,其包括图3a和3b,图示了图2所示的基板10的近视图。基板10使用包括刻蚀和/或冲压的常规技术来制造。如图3所示,基板10包括管芯附着垫11/12用以固定芯片。多个接触55邻近管芯附着垫11/12设置,并且没有电耦合至管芯附着垫11/12。多个接触55耦合至基板10背面上的外部接触(未示出)。
图4,其包括图4a和图4b,图示了在基板10上安装了第一管芯30后的半导体封装体。载带90可附着至基板10的底表面以支撑基板10以易于处理。在第一管芯30的顶表面上施加焊膏。在多个实施例中,焊膏包括银膏。参见图4,第一管芯30设置在管芯附着垫11/12之上(例如,图4b,其表示俯视图)。封装体被加热以回流焊膏形成焊料20(例如,图4a,其表示剖视图)。在一个或更多实施例中,焊料20与第一管芯30的顶表面上暴露的金属层形成第一共晶合金,并与基板10的顶表面上暴露的金属层形成第二共晶。因此,只有第一管芯30和基板10上的暴露金属层电耦合至焊料20。
接下来,如图5所示,第一管芯30的每一个通过接触引线75耦合至基板10上的多个接触55。从而,第一管芯30耦合至基板10背面上的外部接触。
参见图6,第二管芯50结合至第一管芯30。如图6b的俯视图所示,第二管芯50对称地设置在第一管芯30之间并且在其上。在多个实施例中,只有第二管芯50的一部分与第一管芯30重叠。第二管芯50的其余部分设置在如图6a的剖视图所示的第一管芯30之间的间隙之上。
第二管芯50利用粘合剂膜40附着至第一管芯30(图6a和6b)。在多个实施例中,粘合剂膜40为电绝缘体,例如包括聚合物材料。第二管芯50的背面预层积有粘合剂膜40。在一个实施例中,第二管芯的背面与具有有源器件的顶面相对。在多个实施例中,粘合剂膜40施加在第二管芯50的背面。加热半导体封装体以固化粘合剂膜40,使第一和第二管芯30和50之间形成物理结合。
图7,其包括图7a和7b,图示了形成线结合之后的半导体封装体,其中图7a为剖视图并且图7b为俯视图。
参见图7a,第一多个结合线60耦合第二管芯50至第一管芯30的每一个。第一多个结合线60耦合第一和第二管芯30和50上的结合垫95,从而将第一管芯30与第二管芯50电耦合。在一个实施例中,第一多个结合线60附着至第二管芯50上的结合垫95。随后,第一多个结合线60的相对的未附着端(自由端)附着至第一管芯30上的结合垫95。
如图7b所示,形成第二多个结合线65以将第二管芯50上的结合垫95与基板10上的多个接触55电耦合。在一个实施例中,第二多个结合线65附着至第二管芯50上的结合垫95。随后,第二多个结合线65的相对的未附着端(自由端)附着至基板10上的多个接触55。
在多个实施例中,第一和第二结合线60和65由金制造,但是也可由铜、铝及其合金制造。线结合在约150℃至约250℃下实施。
参见图8,形成密封剂70以保护半导体封装体。基板10、第一和第二管芯30和50被成型化合物覆盖。在一个实施例中,成型化合物包括液体环氧树脂,其可以填充在第二管芯50之下且第一管芯30之间的间隙中。在一个或更多实施例中,液体环氧树脂可注入进该间隙中。随后进行固化工艺。成型固化工艺在约200℃至约400℃之间实施。
图9,其包括图9a和9b,图示了根据本发明的实施例的形成半导体封装体的锯割工艺。
图9a图示了处于如图8所示的相同工艺阶段的半导体封装体。然而,图9a图示了两个半导体封装体,图8图示了表现仅具有两个管芯附着垫的基底10的一部分的放大示图。
在具有载带90的实施例中,载带90被移除以暴露半导体封装体的底表面。
接下来实施修边工艺。在修边时,突出封装体边缘的或在封装体的其他不希望的部位(如引线或热沉等)上的多余成型材料被移除。该多余的成型材料也称为毛边(flash),如果不去除则可导致严重的电或者甚至热特性退化。在多个实施例中,修边工艺可利用化学或机械工艺来实施。修边工艺的例子包括喷水器的使用并且在化学溶液中浸泡。在一些实施例中,可使用激光修边工艺。
半导体封装体的底表面使用锡进行电镀以形成外部接触。如上所述的修边工艺可被改进以防止电镀步骤期间任何晶须的生长。在多个实施例中,半导体封装体的外部引线使用锡进行电镀。在多个实施例中,电镀材料包括Sn、Sn-Ag、Sn-Sb、以及其组合。在替代实施例中,电镀材料可包括Pt、Ag、Au、以及其组合。
如接下来图9b所示,半导体封装体被分开或单个化(singulate)。在一个实施例中,单个封装体通过锯割被单个化。可选地,在一些实施例中,可使用化学工艺将封装体单个化成单独的单元。
图10图示了半导体封装体的实施例,其中使用了不同厚度的芯片。
尽管前面已经描述了具有大约相同厚度的芯片的半导体封装体的形成方法,本发明的实施例还包括具有不同厚度的芯片的封装体。例如,如图10所示,第一芯片31与第二芯片32具有不同的厚度。因此,尽管第一和第二芯片31和32两者设置在具有共面表面的管芯附着垫11/12之上,但是第一和第二芯片31和32的顶表面不是共面的。尽管有这些差异,本发明的实施例在将第二管芯50附着至第一和第二芯片31和32方面不存在任何问题。这是因为,固化期间粘合剂膜40将形成基本上平坦的顶表面,和/或即使表面不平坦也能粘附。进一步,粘合剂膜40是柔性的,并可经受变形。
图11,其包括图11a和11b,图示了在每一个管芯附着垫之上设置不同数目的第一管芯30的实施例。图11a说明了显示两个第一管芯30和设置在两个第一管芯30之间且在其上的第二管芯50的实施例。图11b说明了显示六个第一管芯30和设置在六个第一管芯30之上的第二管芯50的实施例。
尽管在此实施例中,只显示了两个或六个管芯,然而在多个实施例中,可使用其他数目的管芯。例如,在不同实施例中,可使用八个或十个第一管芯30,单个第二管芯50部分地覆盖他们,如其他实施例所述。
进一步,仅示出了基板在两个相对边缘上具有的两排接触。然而,在一些实施例中,基板10可在所有四边都具有接触。
在替代实施例中,可使用多个第二管芯50,尽管在之前描述的实施例中仅显示出一个第二管芯50。在一个实施例中,两个第二管芯50设置在四个第一管芯30之上,以使每对第一管芯30均有设置其上的第二管芯50。可选地,在一个实施例中,两个第二管芯50设置在八个第一管芯30之上,以使每组四个第一管芯30具有设置其上的第二管芯50。
图12图示了根据本发明的实施例的半导体封装体,其中基板的印迹的面积减少,尽管管芯附着垫的数目并没有减少。图12说明了显示出设置在三个管芯附着垫11/12/13之上的两个第一管芯30的发明的实施例。然而,第二管芯50设置在第一管芯30之上并且在内部管芯附着垫12之上。由于改进的封装,尽管使用三个管芯附着垫,半导体封装体的总的印迹减少。在一个或更多实施例中,可使用多个结合线使第一管芯与基板10接触。
图13,其包括图13a和13b,说明了其中不同尺寸的芯片被有效封装在半导体封装体中的实施例。
参见图13a,第一管芯30(第一芯片31和第二芯片32)设置在两个管芯附着垫11/12之上。第二管芯50设置在第一管芯30之上。第三管芯110设置在第二管芯50之上,以使第三管芯110被第二管芯50支撑。
在多个实施例中,封装体可要求第三管芯110例如通过结合线60耦合至第一和第二管芯30和50的每一个。可选地,在一些实施例中,第三管芯110仅耦合至第一或第二管芯30或50中的每一个。
如图13b所示,在替代实施例中,第三管芯110与第二管芯50设置在同一水平,以使第三管芯110被第一管芯30支撑。
当第一管芯远大于第二和第三管芯50和110时,图13所示的实施例是有益的。可选地,在一些实施例中,第二和第三管芯50和110可设置在第一管芯30之上的同一水平。
尽管已详细说明了本发明及其优点,应该理解在此可作出多种变化、代替和变更而不脱离由所附权利要求所定义的精神和范围。例如,本领域技术人员可容易理解在此说明的许多特征、功能、工艺和材料是可以变化的,然而保持在本发明的范围之内。
此外,本申请的范围不限于在说明书所描述的工艺、机器、制备、物质组成、装置、方法和步骤的具体实施例。如本领域一般技术人员可从本发明的公开容易到理解,可以根据本发明利用当前存在的或以后将被开发的与在此描述的对应实施例表现出实质相同的功能或达到实质相同结果的工艺、机器、制备、物质组成、装置、方法或步骤。因此,所附权利要求意于将这样的工艺、机器、制备、物质组成、装置、方法或步骤包括在它们的范围内。
Claims (25)
1.一种半导体封装体,包括:
包括第一和第二管芯附着垫的基板;
设置在该第一管芯附着垫之上的第一管芯;
设置在该第二管芯附着垫之上的第二管芯,其中该第一管芯设置在该第一管芯附着垫的第一部分之上并且设置在该第二管芯附着垫的第一部分之上,其中该第二管芯设置在该第二管芯附着垫的第二部分之上并且设置在邻近第二管芯附着垫的第三管芯附着垫的第一部分之上;
设置在该第一和第二管芯之间的第三管芯,该第三管芯的第一部分设置在该第一管芯的第一部分之上,该第三管芯的第二部分设置在该第二管芯的第一部分之上,并且该第三管芯的第三部分设置在该第一和第二管芯之间的第一区域之上。
2.如权利要求1的封装体,进一步包括:
设置在该第一管芯附着垫之上的第四管芯,该第四管芯邻近该第一管芯设置,其中该第三管芯的第四部分设置在该第四管芯的一部分之上;
设置在该第二管芯附着垫之上的第五管芯,该第五管芯邻近该第二管芯设置,其中该第三管芯的第五部分设置在该第五管芯的一部分之上,并且其中该第三管芯的第六部分设置在该第四管芯和该第五管芯之间的第一区域之上。
3.如权利要求2的封装体,进一步包括:
设置在该第一管芯附着垫之上的第六管芯,该第六管芯邻近该第一管芯设置,其中该第三管芯的第七部分设置在该第六管芯的一部分之上;
设置在该第二管芯附着垫之上的第七管芯,该第七管芯邻近该第二管芯设置,其中该第三管芯的第八部分设置在该第七管芯的一部分之上,并且其中该第三管芯的第九部分设置在该第六管芯和该第七管芯之间的第一区域之上。
4.如权利要求3的封装体,其中该第一管芯设置于该第四和第六管芯之间,其中该第二管芯设置于该第五和第七管芯之间。
5.如权利要求1的封装体,进一步包括:
设置在该第一管芯和该第二管芯之间的第四管芯,该第四管芯的第一部分设置在该第一管芯的第二部分之上,该第四管芯的第二部分设置在该第二管芯的第二部分之上,并且该第四管芯的第三部分设置在该第一管芯和该第二管芯之间的第二区域之上。
6.如权利要求5的封装体,进一步包括:
设置在该第一和该第二管芯之间的第五管芯,该第五管芯的第一部分设置在该第一管芯的第三部分之上,该第五管芯的第二部分设置在该第二管芯的第三部分之上,并且该第五管芯的第三部分设置在该第一管芯和该第二管芯之间的第三区域之上。
7.如权利要求6的封装体,其中该第一和第二管芯具有第一尺寸,其中该第三和第四管芯具有不同于该第一尺寸的第二尺寸,并且其中该第五管芯具有不同于该第一和第二尺寸的尺寸。
8.如权利要求5的封装体,进一步包括:
设置在该第一和该第二管芯之间的第五管芯,该第五管芯的第一部分设置在该第三管芯的该第三部分的区域之上,该第五管芯的第二部分设置在该第四管芯的该第三部分的区域之上,并且该第五管芯的第三部分设置在该第三管芯和该第四管芯之间的第一区域之上。
9.如权利要求8的封装体,其中该第一和第二管芯具有第一尺寸,其中该第三和第四管芯具有不同于该第一尺寸的第二尺寸,并且其中该第五管芯具有不同于该第一和第二尺寸的尺寸。
10.如权利要求1的封装体,其中该第一管芯通过第一连接器耦合至该基板上的第一接触引线,其中该第二管芯通过第二连接器耦合至该基板上的第二接触引线,并且其中该第三管芯通过结合线耦合至该基板上的第三接触引线。
11.如权利要求1的封装体,其中第一多个结合线将该第三管芯与该第一管芯耦合,并且其中第二多个结合线将该第三管芯与该第二管芯耦合。
12.如权利要求1的封装体,其中该基板为引线框。
13.如权利要求1的封装体,其中该基板为双列扁平无引脚引线框。
14.如权利要求1的封装体,其中该基板、该第一、第二以及第三管芯被成型材料密封。
15.如权利要求1的封装体,进一步包括:
设置在该第一管芯附着垫之上的第四管芯;
设置在该第二管芯附着垫之上的第五管芯;
设置在该第四和第五管芯之间的第六管芯,该第六管芯的第一部分设置在该第四管芯的第一部分之上,该第六管芯的第二部分设置在该第五管芯的第一部分之上,并且该第六管芯的第三部分设置在该第四管芯和该第五管芯之间的第一区域之上。
16.一种半导体封装体,包括:
包括第一和第二管芯附着垫的基板;
设置在该第一管芯附着垫之上的第一管芯;
设置在该第二管芯附着垫之上的第二管芯,其中该第一管芯设置在该第一管芯附着垫的第一部分之上并且设置在该第二管芯附着垫的第一部分之上,其中该第二管芯设置在该第二管芯附着垫的第二部分之上并且设置在邻近第二管芯附着垫的第三管芯附着垫的第一部分之上;
设置在该第一和第二管芯之间的第三管芯,该第三管芯的第一部分设置在该第一管芯的第一部分之上,该第三管芯的第二部分设置在该第二管芯的第一部分之上,并且该第三管芯的第三部分设置在该第一和第二管芯之间的第一区域之上;
设置在该第一管芯附着垫之上的第四管芯,该第四管芯邻近该第一管芯设置,其中该第三管芯的第四部分设置在该第四管芯的一部分之上;以及
设置在该第二管芯附着垫之上的第五管芯,该第五管芯邻近该第二管芯设置,其中该第三管芯的第五部分设置在该第五管芯的一部分之上,并且其中该第三管芯的第六部分设置在该第四管芯和该第五管芯之间的第一区域之上。
17.如权利要求16的封装体,进一步包括:
设置在该第一管芯附着垫之上的第六管芯,该第六管芯邻近该第一管芯设置,其中该第三管芯的第七部分设置在该第六管芯的一部分之上;
设置在该第二管芯附着垫之上的第七管芯,该第七管芯邻近该第二管芯设置,其中该第三管芯的第八部分设置在该第七管芯的一部分之上,并且其中该第三管芯的第九部分设置在该第六管芯和该第七管芯之间的第一区域之上。
18.如权利要求17的封装体,其中该第一管芯设置于该第四和第六管芯之间,其中该第二管芯设置于该第五和第七管芯之间。
19.如权利要求16的封装体,其中该第四管芯设置在该第一管芯附着垫的第二部分之上并且设置在该第二管芯附着垫的第三部分之上,并且其中该第五管芯设置在该第二管芯附着垫的第四部分之上并且设置在该第三管芯附着垫的第二部分之上。
20.如权利要求16的封装体,其中该第一管芯通过第一连接器耦合至该基板上的第一接触引线,其中该第二管芯通过第二连接器耦合至该基板上的第二接触引线,其中该第三管芯通过结合线耦合至该基板上的第三接触引线,其中该第四管芯通过第三连接器耦合至该基板上的第四接触引线,并且其中该第五管芯通过第四连接器耦合至该基板上的第五接触引线。
21.如权利要求16的封装体,其中第一多个结合线将该第三管芯与该第一管芯耦合,其中第二多个结合线将该第三管芯与该第二管芯耦合,其中第三多个结合线将该第三管芯与该第四管芯耦合,并且其中第四多个结合线将该第三管芯与该第五管芯耦合。
22.一种制造半导体封装体的方法,该方法包括:
将第一管芯附着至基板的第一管芯附着垫之上;
将第二管芯附着至该基板的第二管芯附着垫之上,其中该第一管芯设置在该第一管芯附着垫的第一部分之上并且设置在该第二管芯附着垫的第一部分之上,其中该第二管芯设置在该第二管芯附着垫的第二部分之上并且设置在邻近第二管芯附着垫的第三管芯附着垫的第一部分之上;以及
将第三管芯附着至该第一和第二管芯,其中该第三管芯的第一部分附着至该第一管芯的第一部分,其中该第三管芯的第二部分附着至该第二管芯的第一部分,并且其中该第三管芯的第三部分附着至该第一和第二管芯之间的第一区域。
23.如权利要求22的方法,其中附着该第一和第二管芯包括:
在该第一和第二管芯的表面施加焊膏;
将该第一和第二管芯放置在该第一和第二管芯附着垫之上;以及
加热该焊膏以形成焊料。
24.如权利要求22的方法,其中附着该第三管芯包括:
在该第三管芯的表面上施加粘合剂膜;以及
固化该粘合剂膜。
25.如权利要求22的方法,进一步包括:
线结合以将该第三管芯与该基板耦合并且将该第三管芯与该第一和第二管芯耦合;
使用成型材料覆盖该第一、第二和第三管芯;
固化该成型材料以形成密封剂;
修边以去除任何多余的密封剂;
电镀该基板的接触引线;以及
单个化该被密封的基板。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/889738 | 2010-09-24 | ||
US12/889,738 US8836101B2 (en) | 2010-09-24 | 2010-09-24 | Multi-chip semiconductor packages and assembly thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
CN102420217A CN102420217A (zh) | 2012-04-18 |
CN102420217B true CN102420217B (zh) | 2016-02-10 |
Family
ID=45804834
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201110348417.3A Active CN102420217B (zh) | 2010-09-24 | 2011-09-23 | 多芯片半导体封装体及其组装 |
Country Status (3)
Country | Link |
---|---|
US (1) | US8836101B2 (zh) |
CN (1) | CN102420217B (zh) |
DE (1) | DE102011053871B4 (zh) |
Families Citing this family (44)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8389862B2 (en) | 2008-10-07 | 2013-03-05 | Mc10, Inc. | Extremely stretchable electronics |
US8097926B2 (en) | 2008-10-07 | 2012-01-17 | Mc10, Inc. | Systems, methods, and devices having stretchable integrated circuitry for sensing and delivering therapy |
US9289132B2 (en) | 2008-10-07 | 2016-03-22 | Mc10, Inc. | Catheter balloon having stretchable integrated circuitry and sensor array |
US9123614B2 (en) | 2008-10-07 | 2015-09-01 | Mc10, Inc. | Methods and applications of non-planar imaging arrays |
US9723122B2 (en) | 2009-10-01 | 2017-08-01 | Mc10, Inc. | Protective cases with integrated electronics |
JP5685898B2 (ja) * | 2010-01-08 | 2015-03-18 | ソニー株式会社 | 半導体装置、固体撮像装置、およびカメラシステム |
KR102000302B1 (ko) | 2011-05-27 | 2019-07-15 | 엠씨10, 인크 | 전자, 광학, 및/또는 기계 장치 및 시스템, 그리고 이를 제조하기 위한 방법 |
US9757050B2 (en) | 2011-08-05 | 2017-09-12 | Mc10, Inc. | Catheter balloon employing force sensing elements |
DE112012003250T5 (de) | 2011-08-05 | 2014-04-30 | Mc10, Inc. | Katheder Ballon-Verfahren und Vorrichtung unter Einsatz von Abtastelementen |
US9226402B2 (en) | 2012-06-11 | 2015-12-29 | Mc10, Inc. | Strain isolation structures for stretchable electronics |
US9295842B2 (en) | 2012-07-05 | 2016-03-29 | Mc10, Inc. | Catheter or guidewire device including flow sensing and use thereof |
JP2015521894A (ja) | 2012-07-05 | 2015-08-03 | エムシー10 インコーポレイテッドMc10,Inc. | 流量センシングを含むカテーテルデバイス |
US9082025B2 (en) | 2012-10-09 | 2015-07-14 | Mc10, Inc. | Conformal electronics integrated with apparel |
US9171794B2 (en) * | 2012-10-09 | 2015-10-27 | Mc10, Inc. | Embedding thin chips in polymer |
US9379048B2 (en) * | 2013-02-28 | 2016-06-28 | Semiconductor Components Industries, Llc | Dual-flag stacked die package |
US9706647B2 (en) | 2013-05-14 | 2017-07-11 | Mc10, Inc. | Conformal electronics including nested serpentine interconnects |
JP2016527649A (ja) | 2013-08-05 | 2016-09-08 | エムシー10 インコーポレイテッドMc10,Inc. | 適合する電子機器を含む可撓性温度センサ |
JP2016532468A (ja) | 2013-10-07 | 2016-10-20 | エムシー10 インコーポレイテッドMc10,Inc. | 検知および分析のためのコンフォーマルセンサシステム |
EP3071096A4 (en) | 2013-11-22 | 2017-08-09 | Mc10, Inc. | Conformal sensor systems for sensing and analysis of cardiac activity |
WO2015103580A2 (en) | 2014-01-06 | 2015-07-09 | Mc10, Inc. | Encapsulated conformal electronic systems and devices, and methods of making and using the same |
JP6637896B2 (ja) | 2014-03-04 | 2020-01-29 | エムシー10 インコーポレイテッドMc10,Inc. | 電子デバイス用の可撓性を有するマルチパート封止ハウジングを備えるコンフォーマルなicデバイス |
US9899330B2 (en) | 2014-10-03 | 2018-02-20 | Mc10, Inc. | Flexible electronic circuits with embedded integrated circuit die |
US10297572B2 (en) | 2014-10-06 | 2019-05-21 | Mc10, Inc. | Discrete flexible interconnects for modules of integrated circuits |
USD781270S1 (en) | 2014-10-15 | 2017-03-14 | Mc10, Inc. | Electronic device having antenna |
US10477354B2 (en) | 2015-02-20 | 2019-11-12 | Mc10, Inc. | Automated detection and configuration of wearable devices based on on-body status, location, and/or orientation |
WO2016140961A1 (en) | 2015-03-02 | 2016-09-09 | Mc10, Inc. | Perspiration sensor |
CN107078067A (zh) | 2015-03-30 | 2017-08-18 | 瑞萨电子株式会社 | 半导体装置及其制造方法 |
US9799628B2 (en) * | 2015-03-31 | 2017-10-24 | Qualcomm Incorporated | Stacked package configurations and methods of making the same |
US10653332B2 (en) | 2015-07-17 | 2020-05-19 | Mc10, Inc. | Conductive stiffener, method of making a conductive stiffener, and conductive adhesive and encapsulation layers |
US10709384B2 (en) | 2015-08-19 | 2020-07-14 | Mc10, Inc. | Wearable heat flux devices and methods of use |
US10300371B2 (en) | 2015-10-01 | 2019-05-28 | Mc10, Inc. | Method and system for interacting with a virtual environment |
US10532211B2 (en) | 2015-10-05 | 2020-01-14 | Mc10, Inc. | Method and system for neuromodulation and stimulation |
WO2017147053A1 (en) | 2016-02-22 | 2017-08-31 | Mc10, Inc. | System, device, and method for coupled hub and sensor node on-body acquisition of sensor information |
EP3420732B8 (en) | 2016-02-22 | 2020-12-30 | Medidata Solutions, Inc. | System, devices, and method for on-body data and power transmission |
CN109310340A (zh) | 2016-04-19 | 2019-02-05 | Mc10股份有限公司 | 用于测量汗液的方法和系统 |
US10447347B2 (en) | 2016-08-12 | 2019-10-15 | Mc10, Inc. | Wireless charger and high speed data off-loader |
US10319698B2 (en) * | 2016-11-17 | 2019-06-11 | Intel Corporation | Microelectronic device package having alternately stacked die |
US10049969B1 (en) * | 2017-06-16 | 2018-08-14 | Allegro Microsystems, Llc | Integrated circuit |
US10622288B2 (en) | 2017-11-06 | 2020-04-14 | Rohm Co., Ltd. | Semiconductor device and method for producing semiconductor device |
US10593612B2 (en) * | 2018-03-19 | 2020-03-17 | Stmicroelectronics S.R.L. | SMDs integration on QFN by 3D stacked solution |
US20190287881A1 (en) | 2018-03-19 | 2019-09-19 | Stmicroelectronics S.R.L. | Semiconductor package with die stacked on surface mounted devices |
US11152326B2 (en) * | 2018-10-30 | 2021-10-19 | Stmicroelectronics, Inc. | Semiconductor die with multiple contact pads electrically coupled to a lead of a lead frame |
US11081366B2 (en) * | 2018-12-05 | 2021-08-03 | Texas Instruments Incorporated | MCM package isolation through leadframe design and package saw process |
US20230014718A1 (en) * | 2021-07-14 | 2023-01-19 | Texas Instruments Incorporated | Semiconductor package with temperature sensor |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6621155B1 (en) * | 1999-12-23 | 2003-09-16 | Rambus Inc. | Integrated circuit device having stacked dies and impedance balanced transmission lines |
CN101663749A (zh) * | 2007-11-21 | 2010-03-03 | 万国半导体股份有限公司 | 用于电池电源管理的堆栈式晶粒封装 |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5286426A (en) | 1992-04-01 | 1994-02-15 | Allegro Microsystems, Inc. | Assembling a lead frame between a pair of molding cavity plates |
US5994166A (en) * | 1997-03-10 | 1999-11-30 | Micron Technology, Inc. | Method of constructing stacked packages |
JP2001044358A (ja) | 1999-07-28 | 2001-02-16 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
US6400004B1 (en) | 2000-08-17 | 2002-06-04 | Advanced Semiconductor Engineering, Inc. | Leadless semiconductor package |
US7087461B2 (en) | 2004-08-11 | 2006-08-08 | Advanced Semiconductor Engineering, Inc. | Process and lead frame for making leadless semiconductor packages |
US20060087013A1 (en) * | 2004-10-21 | 2006-04-27 | Etron Technology, Inc. | Stacked multiple integrated circuit die package assembly |
US7608916B2 (en) | 2006-02-02 | 2009-10-27 | Texas Instruments Incorporated | Aluminum leadframes for semiconductor QFN/SON devices |
US7291869B2 (en) | 2006-02-06 | 2007-11-06 | Infieon Technologies A.G. | Electronic module with stacked semiconductors |
TWI358815B (en) | 2006-09-12 | 2012-02-21 | Chipmos Technologies Inc | Stacked chip package structure with lead-frame hav |
JP2008166430A (ja) * | 2006-12-27 | 2008-07-17 | Toshiba Microelectronics Corp | 半導体装置 |
US7612437B2 (en) | 2007-01-23 | 2009-11-03 | Texas Instruments Incorporated | Thermally enhanced single inline package (SIP) |
JP2009182004A (ja) | 2008-01-29 | 2009-08-13 | Elpida Memory Inc | 半導体装置 |
TW200947654A (en) * | 2008-05-12 | 2009-11-16 | Advanced Semiconductor Eng | Stacked type chip package structure and method of fabricating the same |
KR100994209B1 (ko) * | 2008-12-15 | 2010-11-12 | 삼성전기주식회사 | 반도체 적층 패키지 |
US8304881B1 (en) * | 2011-04-21 | 2012-11-06 | Tessera, Inc. | Flip-chip, face-up and face-down wirebond combination package |
-
2010
- 2010-09-24 US US12/889,738 patent/US8836101B2/en active Active
-
2011
- 2011-09-22 DE DE102011053871.2A patent/DE102011053871B4/de active Active
- 2011-09-23 CN CN201110348417.3A patent/CN102420217B/zh active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6621155B1 (en) * | 1999-12-23 | 2003-09-16 | Rambus Inc. | Integrated circuit device having stacked dies and impedance balanced transmission lines |
CN101663749A (zh) * | 2007-11-21 | 2010-03-03 | 万国半导体股份有限公司 | 用于电池电源管理的堆栈式晶粒封装 |
Also Published As
Publication number | Publication date |
---|---|
DE102011053871A1 (de) | 2012-03-29 |
CN102420217A (zh) | 2012-04-18 |
DE102011053871B4 (de) | 2023-12-07 |
US20120074546A1 (en) | 2012-03-29 |
US8836101B2 (en) | 2014-09-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102420217B (zh) | 多芯片半导体封装体及其组装 | |
US6506625B1 (en) | Semiconductor package having stacked dice and leadframes and method of fabrication | |
US7772036B2 (en) | Lead frame based, over-molded semiconductor package with integrated through hole technology (THT) heat spreader pin(s) and associated method of manufacturing | |
TWI453838B (zh) | 具有散熱器之無引線封裝 | |
US8916958B2 (en) | Semiconductor package with multiple chips and substrate in metal cap | |
US9029995B2 (en) | Semiconductor device and method of manufacturing the same | |
KR19990067623A (ko) | 반도체장치와 그 제조방법 및 실장기판 | |
CN111244041B (zh) | 包括两种不同导电材料的芯片接触元件的封装 | |
TW200522328A (en) | Semiconductor device and manufacturing method thereof | |
EP2922091B1 (en) | Leadless chip carrier | |
CN103915405A (zh) | 半导体器件和制造半导体器件的方法 | |
US20120306064A1 (en) | Chip package | |
JP2018514947A (ja) | ダイ取り付けパッドがないリードキャリア構造およびそれに形成されたパッケージ | |
US7566967B2 (en) | Semiconductor package structure for vertical mount and method | |
US20120025358A1 (en) | Semiconductor element with semiconductor die and lead frames | |
JP4038021B2 (ja) | 半導体装置の製造方法 | |
CN109768023B (zh) | 具有表面安装结构的扁平无引线封装体 | |
JP2660732B2 (ja) | 半導体装置 | |
KR100437821B1 (ko) | 반도체 패키지 및 그 제조방법 | |
CN217691140U (zh) | 一种提升散热性能的倒装氮化镓功率器件 | |
CN117352398A (zh) | 一种多芯片的封装方法以及多芯片封装体 | |
CN111952265A (zh) | 包括锁定凹陷的夹具 | |
CN111554651A (zh) | 表面安装半导体器件及其制造方法 | |
CN112151513A (zh) | 功率管芯封装 | |
KR19980083260A (ko) | 반도체 패키지의 구조 및 제조 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant |