CN102364877B - Field programmable gate array (FPGA)-based hardware phase discrimination circuit - Google Patents
Field programmable gate array (FPGA)-based hardware phase discrimination circuit Download PDFInfo
- Publication number
- CN102364877B CN102364877B CN 201110366571 CN201110366571A CN102364877B CN 102364877 B CN102364877 B CN 102364877B CN 201110366571 CN201110366571 CN 201110366571 CN 201110366571 A CN201110366571 A CN 201110366571A CN 102364877 B CN102364877 B CN 102364877B
- Authority
- CN
- China
- Prior art keywords
- pin
- input
- gate
- output
- paths
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Manipulation Of Pulses (AREA)
Abstract
The invention relates to a field programmable gate array (FPGA)-based hardware phase discrimination circuit, which comprises two D triggers, four NAND gates and four NOT gates. All circuit function units are realized by combining FPGA internal logic gates, and can be modified by software programming. The circuit has only one path of output, the path of output comprises a phase difference between two paths of signals and the direction of the phase difference, and the positiveness and negativeness of the direction correspond to the two conditions of signal lead and signal lag. When the lead and lag of the two paths of signals are inconstant, the circuit cannot accurately extract the phase difference of the two paths of signals. However, the lead and the lag can be effectively ensured to be constant by regulating an initial phase difference between the two paths of signals to be equal to 180 degrees, thereby accurately extracting the magnitude and direction of the phase difference between the two paths of signals by utilizing the phase discrimination circuit. The circuit has the advantages of simple structure, ingenious design and high stability; and when used for FPGA application, the circuit provided by the invention can rapidly and accurately discriminate the phase difference between the two paths of signals.
Description
Technical field
The present invention relates to a kind of measuring technique, particularly a kind of hardware phase discriminator based on FPGA.
Background technology
At present, based on the phase discriminator of FPGA two kinds of methods are arranged generally, all adopt two-way output: a kind of is one road outbound course, one tunnel output pulse; Another kind is one tunnel output direct impulse, one tunnel output reverse impulse.The circuit design relative complex, circuit output is not enough to be simplified.
Summary of the invention
The present invention be directed to the frequency multiplier circuit complicated problems of Photoelectric angular position transducer FPGA, proposed a kind of hardware phase discriminator based on FPGA, the phase difference size and Orientation of two paths of signals is exported as one road signal simultaneously, simplify output, optimize circuit.
Technical scheme of the present invention is: a kind of hardware phase discriminator based on FPGA, comprise four not gates, four NAND gate and two d type flip flops, two input signal ends are connected to input 1 pin of first not gate and input 1 pin of second not gate respectively, output 2 pin of first not gate are connected to input 2 pin with second not gate, with output 3 pin of first not gate be connected to respectively with input 1 pin of the 3rd not gate and first d type flip flop put 1 end, 3 pin, input 1 pin and input end of clock 2 pin of first d type flip flop are held GND with being connected to, output 4 pin of first d type flip flop be connected to respectively the 3rd not gate input 1 pin and with input 2 pin of the 3rd not gate, put 1 end, 3 pin with output 3 pin of the 3rd not gate are connected to second d type flip flop, input 1 pin and input end of clock 2 pin of second d type flip flop are held GND with being connected to, output 4 pin of second d type flip flop are connected to input 1 pin of the 4th not gate respectively, input 2 pin and lead-out terminal EPD with second not gate, output 2 pin of the 4th not gate are connected to input 1 pin with first not gate, output 2 pin of second not gate are connected to input 1 pin with second not gate, with output 3 pin of second not gate be connected to respectively first d type flip flop clear terminal 5 pin and with input 2 pin of the 4th not gate, be connected to output 2 pin of the 3rd not gate with input 1 pin of the 4th not gate, be connected to clear terminal 5 pin of second d type flip flop with output 3 pin of the 4th not gate.
Beneficial effect of the present invention is: the present invention is based on the hardware phase discriminator of FPGA, the phase difference size and Orientation of two paths of signals exported as one road signal, simplify output, have simple in structure, design is ingenious, the advantage of good stability.
Description of drawings
Fig. 1 is the hardware phase discriminator figure that the present invention is based on FPGA.
Embodiment
As shown in Figure 1, a kind of hardware phase discriminator based on FPGA, input signal terminal PA, PB is connected to the input 1 of not gate A1 and the input 1 of not gate A2 respectively, the output 2 of not gate A1 is connected to the input 2 of NAND gate B1, the output 3 of NAND gate B1 is connected to 1 end 3 of putting of the input 1 of NAND gate B3 and d type flip flop C1 respectively, the input 1 of d type flip flop C1 and input end of clock 2 are held GND with being connected to, the output 4 of d type flip flop C1 is connected to the input 1 of not gate A3 and the input 2 of NAND gate B3 respectively, the output 3 of NAND gate B3 is connected to 1 end 3 of putting of d type flip flop C2, the input 1 of d type flip flop C2 and input end of clock 2 are held GND with being connected to, the output 4 of d type flip flop C2 is connected to the input 1 of not gate A4 respectively, the input 2 of NAND gate B2 and lead-out terminal EPD, the output 2 of not gate A4 is connected to the input 1 of NAND gate B1, the output 2 of not gate A2 is connected to the input 1 of NAND gate B2, the output 3 of NAND gate B2 is connected to the clear terminal 5 of d type flip flop C1 and the input 2 of NAND gate B4 respectively, the input 1 of NAND gate B4 is connected to the output 2 of not gate A3, and the output 3 of NAND gate B4 is connected to the clear terminal 5 of d type flip flop C2.
All circuit function unit all have the combination of FPGA internal logic door to realize, and can revise by software programming.Have only one tunnel output, wherein, both comprised the phase difference size of two paths of signals, comprise the phase difference direction again, the leading and two kinds of situations of signal lag of the positive and negative respective signal on the direction.Leading when two paths of signals, when lagging behind not fixedly, this circuit can't accurately extract the phase difference of two paths of signals.But by adjusting the first phase potential difference of two paths of signals, make it to equal 180 degree, it is fixing to guarantee effectively in advance, lag behind, thereby utilizes this phase discriminator accurately to extract the phase difference size and Orientation of two paths of signals.
Claims (1)
1. hardware phase discriminator based on FPGA, it is characterized in that, comprise four not gates, four NAND gate and two d type flip flops, two input signal ends are connected to input 1 pin of first not gate and input 1 pin of second not gate respectively, output 2 pin of first not gate are connected to input 2 pin of first NAND gate, what output 3 pin of first NAND gate were connected to input 1 pin of the 3rd NAND gate and first d type flip flop respectively puts 1 end, 3 pin, input 1 pin and input end of clock 2 pin of first d type flip flop are held GND with being connected to, output 4 pin of first d type flip flop are connected to input 1 pin of the 3rd not gate and input 2 pin of the 3rd NAND gate respectively, what output 3 pin of the 3rd NAND gate were connected to second d type flip flop puts 1 end, 3 pin, input 1 pin and input end of clock 2 pin of second d type flip flop are held GND with being connected to, output 4 pin of second d type flip flop are connected to input 1 pin of the 4th not gate respectively, input 2 pin and the lead-out terminal EPD of second NAND gate, output 2 pin of the 4th not gate are connected to input 1 pin of first NAND gate, output 2 pin of second not gate are connected to input 1 pin of second NAND gate, output 3 pin of second NAND gate are connected to clear terminal 5 pin of first d type flip flop and input 2 pin of the 4th NAND gate respectively, input 1 pin of the 4th NAND gate is connected to output 2 pin of the 3rd not gate, and output 3 pin of the 4th NAND gate are connected to clear terminal 5 pin of second d type flip flop.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201110366571 CN102364877B (en) | 2011-11-18 | 2011-11-18 | Field programmable gate array (FPGA)-based hardware phase discrimination circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201110366571 CN102364877B (en) | 2011-11-18 | 2011-11-18 | Field programmable gate array (FPGA)-based hardware phase discrimination circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102364877A CN102364877A (en) | 2012-02-29 |
| CN102364877B true CN102364877B (en) | 2013-08-28 |
Family
ID=45691430
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201110366571 Active CN102364877B (en) | 2011-11-18 | 2011-11-18 | Field programmable gate array (FPGA)-based hardware phase discrimination circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102364877B (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN202309650U (en) * | 2011-11-18 | 2012-07-04 | 中国船舶重工集团公司第七0四研究所 | Hardware phase discriminating circuit based on FPGA (Field Programmable Gate Array) |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3599102A (en) * | 1970-01-26 | 1971-08-10 | Cincinnati Milacron Inc | Digital phase detector |
| US3714463A (en) * | 1971-01-04 | 1973-01-30 | Motorola Inc | Digital frequency and/or phase detector charge pump |
| CN1146112C (en) * | 1999-11-26 | 2004-04-14 | 华为技术有限公司 | Reliable clock phase detecting logic circuit |
| CN1131592C (en) * | 2001-09-07 | 2003-12-17 | 清华大学 | Signal phase discriminating method in state transferring sequential logic |
| KR100990620B1 (en) * | 2008-11-14 | 2010-10-29 | 주식회사 동부하이텍 | Phase Detector |
-
2011
- 2011-11-18 CN CN 201110366571 patent/CN102364877B/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN202309650U (en) * | 2011-11-18 | 2012-07-04 | 中国船舶重工集团公司第七0四研究所 | Hardware phase discriminating circuit based on FPGA (Field Programmable Gate Array) |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102364877A (en) | 2012-02-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102982846B (en) | Shift register for light-induced touch panel | |
| CN101924540B (en) | Differential time domain comparator circuit | |
| CN102447486A (en) | Data interface apparatus having adaptive delay control function | |
| CN103152035B (en) | A kind of programmable delay multi-way control signals phase frequency detector for phase-locked loop | |
| CN103166605B (en) | A kind of heterogeneous non-overlapping clock circuit | |
| CN103208980B (en) | A kind of window voltage comparison means | |
| CN103716031A (en) | Non-polarity RS485 interface circuit conversion rate enhancement method and circuit | |
| CN102364877B (en) | Field programmable gate array (FPGA)-based hardware phase discrimination circuit | |
| CN203117618U (en) | Faceplate inner circuit system with electrostatic protection function | |
| CN103281068A (en) | Pulse switch input interface circuit | |
| CN202309650U (en) | Hardware phase discriminating circuit based on FPGA (Field Programmable Gate Array) | |
| CN105141286A (en) | Digital filter filtering single clock cycle pulses and glitches | |
| CN104579259B (en) | Clock signal missing detecting circuit | |
| CN106602864B (en) | A kind of clock voltage-multiplying circuit and charge pump | |
| CN204313787U (en) | A kind of testing circuit of angular encoder | |
| CN106612116B (en) | Novel design method of existing edge type high-resistance digital phase discriminator | |
| CN205015669U (en) | Delay line circuit | |
| CN102611431B (en) | Register with combinational logic path | |
| CN103684473A (en) | High-speed serial-parallel conversion circuit based on FPGA | |
| CN203225734U (en) | Interface circuit for pulse switch input | |
| CN204166330U (en) | There is the digital versatile measure and control device of communication function | |
| CN102394637A (en) | Anti-differential power attack ternary counter based on sense amplification logic | |
| CN105007074B (en) | A kind of delay matching circuit for charge pump phase frequency detector | |
| CN202076997U (en) | Timing optimization circuit of burr prevention clock selector | |
| CN204089771U (en) | A kind of data processing equipment and aircraft |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |