CN102055471B - 用于定时恢复环路的相位检测器 - Google Patents

用于定时恢复环路的相位检测器 Download PDF

Info

Publication number
CN102055471B
CN102055471B CN201010208283.0A CN201010208283A CN102055471B CN 102055471 B CN102055471 B CN 102055471B CN 201010208283 A CN201010208283 A CN 201010208283A CN 102055471 B CN102055471 B CN 102055471B
Authority
CN
China
Prior art keywords
value
signal
generate
multidigit
soft
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201010208283.0A
Other languages
English (en)
Chinese (zh)
Other versions
CN102055471A (zh
Inventor
刘靖峰
宋宏伟
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Avago Technologies International Sales Pte Ltd
Original Assignee
Infineon Technologies North America Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies North America Corp filed Critical Infineon Technologies North America Corp
Publication of CN102055471A publication Critical patent/CN102055471A/zh
Application granted granted Critical
Publication of CN102055471B publication Critical patent/CN102055471B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10009—Improvement or modification of read or write signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10009—Improvement or modification of read or write signals
    • G11B20/10037—A/D conversion, D/A conversion, sampling, slicing and digital quantisation or adjusting parameters thereof
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10009—Improvement or modification of read or write signals
    • G11B20/10046—Improvement or modification of read or write signals filtering or equalising, e.g. setting the tap weights of an FIR filter
    • G11B20/10055—Improvement or modification of read or write signals filtering or equalising, e.g. setting the tap weights of an FIR filter using partial response filtering when writing the signal to the medium or reading it therefrom
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10009—Improvement or modification of read or write signals
    • G11B20/10222—Improvement or modification of read or write signals clock-related aspects, e.g. phase or frequency adjustment or bit synchronisation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10009—Improvement or modification of read or write signals
    • G11B20/10268—Improvement or modification of read or write signals bit detection or demodulation methods
    • G11B20/10287—Improvement or modification of read or write signals bit detection or demodulation methods using probabilistic methods, e.g. maximum likelihood detectors
    • G11B20/10296—Improvement or modification of read or write signals bit detection or demodulation methods using probabilistic methods, e.g. maximum likelihood detectors using the Viterbi algorithm
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/0807—Details of the phase-locked loop concerning mainly a recovery circuit for the reference signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/091—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/124—Sampling or signal conditioning arrangements specially adapted for A/D converters
    • H03M1/1245—Details of sampling arrangements or methods
    • H03M1/1255—Synchronisation of the sampling frequency or phase to the input frequency or phase
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0054—Detection of the synchronisation error by features other than the received signal transition
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B2220/00—Record carriers by type
    • G11B2220/20—Disc-shaped record carriers
    • G11B2220/25—Disc-shaped record carriers characterised in that the disc is based on a specific recording technology
    • G11B2220/2508—Magnetic discs
    • G11B2220/2516—Hard disks

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
CN201010208283.0A 2009-10-30 2010-06-18 用于定时恢复环路的相位检测器 Active CN102055471B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/609,031 US7974369B2 (en) 2009-10-30 2009-10-30 Phase detector for timing recovery loop
US12/609,031 2009-10-30

Publications (2)

Publication Number Publication Date
CN102055471A CN102055471A (zh) 2011-05-11
CN102055471B true CN102055471B (zh) 2015-05-20

Family

ID=43522378

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201010208283.0A Active CN102055471B (zh) 2009-10-30 2010-06-18 用于定时恢复环路的相位检测器

Country Status (6)

Country Link
US (1) US7974369B2 (https=)
EP (1) EP2317515A3 (https=)
JP (1) JP5330319B2 (https=)
KR (1) KR101378007B1 (https=)
CN (1) CN102055471B (https=)
TW (1) TWI420878B (https=)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8281224B1 (en) * 2008-10-20 2012-10-02 Link—A—Media Devices Corporation Programmable LBA and dummy bit reliabilities
US8429500B2 (en) * 2010-03-31 2013-04-23 Lsi Corporation Methods and apparatus for computing a probability value of a received value in communication or storage systems
US8149529B2 (en) * 2010-07-28 2012-04-03 Lsi Corporation Dibit extraction for estimation of channel parameters
US9135106B2 (en) * 2012-05-22 2015-09-15 Hgst Technologies Santa Ana, Inc. Read level adjustment using soft information
US8848308B2 (en) * 2013-03-04 2014-09-30 Lsi Corporation Systems and methods for ADC sample based inter-track interference compensation
US8917467B1 (en) 2013-12-13 2014-12-23 Lsi Corporation Systems and methods for ATI mitigation
US9281006B2 (en) 2013-12-13 2016-03-08 Avago Technologies General Ip (Singapore) Pte. Ltd. Systems and methods for ATI characterization
US9083366B1 (en) 2014-03-12 2015-07-14 Avago Technologies General Ip (Singapore) Pte. Ltd. Alignment of sampling phases in a multi-channel time-interleaved analog-to-digital converter
US9240199B2 (en) 2014-03-12 2016-01-19 Avago Technologies General Ip (Singapore) Pte. Ltd. Systems and methods for distortion characterization
US9099157B1 (en) 2014-04-22 2015-08-04 Avago Technologies General Ip (Singapore) Pte. Ltd. Systems and methods for adjacent track interference based re-writing
US9350526B2 (en) * 2014-10-27 2016-05-24 The United States Of America As Represented By The Secretary Of The Air Force Non-integer oversampled timing recovery for higher order quadrature modulation communication systems using in-phase samples
US9319217B1 (en) * 2014-10-28 2016-04-19 The United States Of America As Represented By The Secretary Of The Air Force Non-integer oversampled timing recovery for higher order quadrature modulation communication systems using quadrature-phase samples
US10277256B2 (en) * 2016-01-05 2019-04-30 Mediatek Inc. Decoding across transmission time intervals
US9882710B2 (en) * 2016-06-23 2018-01-30 Macom Connectivity Solutions, Llc Resolving interaction between channel estimation and timing recovery
US9641185B1 (en) * 2016-06-30 2017-05-02 Intel IP Corporation Digital time converter systems and method
US10135606B2 (en) 2016-10-27 2018-11-20 Macom Connectivity Solutions, Llc Mitigating interaction between adaptive equalization and timing recovery
US10050774B1 (en) * 2017-05-02 2018-08-14 MACOM Technology Solutions Holding, Inc. Mitigating interaction between adaptive equalization and timing recovery
US11979163B2 (en) * 2022-10-03 2024-05-07 Western Digital Technologies, Inc. Oversampled phase lock loop in a read channel

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4308000A1 (de) * 1993-03-13 1994-09-15 Bosch Gmbh Robert Verfahren zur entscheidungsrückgekoppelten Taktableitung
CN1347252A (zh) * 2000-08-28 2002-05-01 索尼国际(欧洲)股份有限公司 用于信道译码器的软归一化器
EP2031791A1 (en) * 2007-08-30 2009-03-04 Deutsche Thomson OHG Apparatus and method for recovering data from a clocked input signal

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3428339B2 (ja) * 1996-12-11 2003-07-22 日本ビクター株式会社 位相同期制御回路
US7499507B2 (en) * 1999-12-03 2009-03-03 Broadcom Corporation Synchronization module using a Viterbi slicer for a turbo decoder
JP3749889B2 (ja) * 2002-10-17 2006-03-01 株式会社東芝 Ｐｒｍｌ検出を適用する信号処理デバイス、同デバイスを備えたディスク記憶装置、及び同装置におけるフィードバック制御のための信号処理方法
US7239682B2 (en) * 2002-11-12 2007-07-03 Carnegie Mellon University Timing recovery system and method
JP4567008B2 (ja) * 2004-02-19 2010-10-20 トムソン ライセンシング 通信システムにおける搬送波再生方法及び装置
US7653155B1 (en) * 2004-11-04 2010-01-26 Sandia Corporation Using convolutional decoding to improve time delay and phase estimation in digital communications
TWI358204B (en) * 2007-12-12 2012-02-11 Ind Tech Res Inst All digital phase lock loop and method for control

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4308000A1 (de) * 1993-03-13 1994-09-15 Bosch Gmbh Robert Verfahren zur entscheidungsrückgekoppelten Taktableitung
CN1347252A (zh) * 2000-08-28 2002-05-01 索尼国际(欧洲)股份有限公司 用于信道译码器的软归一化器
EP2031791A1 (en) * 2007-08-30 2009-03-04 Deutsche Thomson OHG Apparatus and method for recovering data from a clocked input signal

Also Published As

Publication number Publication date
US20110103527A1 (en) 2011-05-05
KR20110047961A (ko) 2011-05-09
CN102055471A (zh) 2011-05-11
KR101378007B1 (ko) 2014-03-27
JP5330319B2 (ja) 2013-10-30
TWI420878B (zh) 2013-12-21
TW201116022A (en) 2011-05-01
EP2317515A2 (en) 2011-05-04
EP2317515A3 (en) 2011-05-25
US7974369B2 (en) 2011-07-05
JP2011097559A (ja) 2011-05-12

Similar Documents

Publication Publication Date Title
CN102055471B (zh) 用于定时恢复环路的相位检测器
US8018360B2 (en) Systems and methods for mitigating latency in a data detector feedback loop
JP3255179B2 (ja) データ検出装置
US20040071206A1 (en) Digital filter adaptively learning filter coefficient
CN101248493A (zh) 用于异步过采样、同步分数间隔均衡化以及数字增益控制的读取通道设备
JP2013045497A (ja) オーバサンプリングされたアナログ・デジタル変換を備えるリード・チャネル
JP2000276850A (ja) 信号処理装置
TWI310637B (en) Digital signal processor, receiver, corrector and methods for the same
TW589622B (en) PRML system with branch estimation
CN101320982A (zh) 时序回复参数产生电路以及信号接收电路
JP2005267725A (ja) 再生装置及び記録再生装置
US8874633B2 (en) Determining coefficients for digital low pass filter given cutoff and boost values for corresponding analog version
CN1989719A (zh) 自适应维特比检测器
KR20080032176A (ko) 데이터 지원 타이밍 복원에서의 데이터 의존 노이즈 예측기
JP3955153B2 (ja) データ処理装置の信号検出方法及びその装置
CN101908357B (zh) 数据恢复的校正电路与方法
CN100382190C (zh) 具有分支估测器的部分响应最大可能性系统
JPH06343039A (ja) 位相検出回路およびデジタルｐｌｌ回路
JP5099035B2 (ja) デジタルフィルタ
JP2001344903A (ja) デジタル情報再生装置
US6307694B1 (en) Error signal biasing for an adaptive filter in a disk drive read channel
JP2001332033A (ja) 位相比較器およびこれを用いる同期信号生成回路
JP4575226B2 (ja) 適応等化器
CN101548326B (zh) 相位比较器以及使用它的时钟生成电路、图像显示装置和再现信号处理装置
JPH10255214A (ja) デジタル信号復号装置、磁気情報再生装置および磁気情報の再生信号の波形歪補正方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) CORPORAT

Free format text: FORMER OWNER: INFINEON TECHNOLOGIES CORP.

Effective date: 20150819

C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20150819

Address after: Singapore Singapore

Patentee after: Avago Technologies General IP (Singapore) Pte. Ltd.

Address before: California, USA

Patentee before: LSI Corp.

TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20181025

Address after: Singapore Singapore

Patentee after: Avago Technologies General IP (Singapore) Pte. Ltd.

Address before: Singapore Singapore

Patentee before: Avago Technologies General IP (Singapore) Pte. Ltd.

TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20201028

Address after: Singapore Singapore

Patentee after: Broadcom International Pte. Ltd.

Address before: Singapore Singapore

Patentee before: Avago Technologies General IP (Singapore) Pte. Ltd.

TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20230320

Address after: Singapore, Singapore

Patentee after: Avago Technologies General IP (Singapore) Pte. Ltd.

Address before: Singapore, Singapore

Patentee before: Broadcom International Pte. Ltd.