CN101641791B - 超结功率半导体器件 - Google Patents

超结功率半导体器件 Download PDF

Info

Publication number
CN101641791B
CN101641791B CN2007800499130A CN200780049913A CN101641791B CN 101641791 B CN101641791 B CN 101641791B CN 2007800499130 A CN2007800499130 A CN 2007800499130A CN 200780049913 A CN200780049913 A CN 200780049913A CN 101641791 B CN101641791 B CN 101641791B
Authority
CN
China
Prior art keywords
conduction type
main body
power semiconductor
adjacent
drift region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN2007800499130A
Other languages
English (en)
Other versions
CN101641791A (zh
Inventor
丹尼尔·M·金策
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
INT RECTIFIER CORP (SG)
Siliconix Technology CV
Original Assignee
INT RECTIFIER CORP (SG)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by INT RECTIFIER CORP (SG) filed Critical INT RECTIFIER CORP (SG)
Publication of CN101641791A publication Critical patent/CN101641791A/zh
Application granted granted Critical
Publication of CN101641791B publication Critical patent/CN101641791B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7813Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H01L29/063Reduced surface field [RESURF] pn-junction structures
    • H01L29/0634Multiple reduced surface field (multi-RESURF) structures, e.g. double RESURF, charge compensation, cool, superjunction (SJ), 3D-RESURF, composite buffer (CB) structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843Source or drain regions of field-effect devices
    • H01L29/0847Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H01L29/0852Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
    • H01L29/0873Drain regions
    • H01L29/0878Impurity concentration or distribution
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • H01L29/0692Surface layout
    • H01L29/0696Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725Source or drain electrodes for field effect devices
    • H01L29/41766Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42364Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
    • H01L29/42368Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform

Abstract

一种超结功率半导体器件,其包括多个沟槽栅极(16,图1)和多个间隔的漂移区域(32),各漂移区域从各自的栅极槽(14)延伸至作为漏极的基板(10),并且仅沿着栅极槽(14)的侧壁的一部分延伸。

Description

超结功率半导体器件
相关申请的交叉引用
本申请基于2007年1月24日提交的美国专利申请No.11/657,150并要求其优先权,所述申请要求2006年1月24日提交的题为“SuperjunctionDevice”的美国专利临时申请No.60/761,701的优先权,将这两件申请的内容通过引用并入此处。
技术领域
本发明涉及半导体器件,具体地涉及具有超结结构的功率半导体开关。
背景技术
超结MOS门器件通常包括多个隔开的一种导电类型的柱或条,这些柱或条垂直地延伸进入作为漂移区的另一种导电类型的硅主体中。MOS门结构使源极电压与相对于主体的这些柱或条相连,该主体与漏极电压相连。在超结结构中,通过周围硅主体中的电荷使柱或条中的总电荷至少接近于平衡。因而,主体区域和柱或条在反向偏置中被完全耗尽以阻挡反向电压。与传统的MOSFET相比,主体中掺杂剂的浓度被增大(降低其电阻率),从而在正向偏置的过程中,降低了导通电阻。
发明内容
本发明的半导体器件包括:一种导电类型的半导体基板;在所述基板表面上的另一种导电类型的外延的半导体主体;外延的半导体主体中的栅极槽;一种导电类型的漂移区域,其从所述槽的至少底部延伸至基板,并且仅沿着所述栅极槽的侧壁的一部分延伸,所述一种导电类型的漂移区域与所述外延半导体主体处于电荷平衡;一种导电类型的源极区域,其与所述栅极槽相邻地形成于所述外延半导体主体中,并且通过与所述槽相邻的可反转的沟道区域与所述一种导电类型的漂移区域隔开;至少与所述源极区域电阻性接触的源极接触部;与所述基板电阻性接触的漏极接触部。
在本发明的一个实施例中,所述漂移区域延伸进所述基板中。
在本发明的另一个实施例中,所述漂移区域包括与所述基板相邻的高电阻率区域和与所述栅极槽相邻的低电阻率区域。
本发明的器件具体适用于中压应用,例如大约50伏至100伏。
根据以下参照附图的本发明的说明中,本发明的其它特点和优点将是更加清楚。
附图说明
图1示出了本发明第一实施例的功率半导体器件的有源区域的一部分的横剖面图。
图2示出了本发明第二实施例的功率半导体器件的有源区域的一部分的横剖面图。
图3示出了沿图2的3-3线在箭头的方向上所视的横剖面图。
具体实施方式
参照图1,本发明第一实施例的功率半导体器件优选地是功率MOSFET,其包括一种导电类型(例如N型)的半导体基板(例如硅基板)10,以及形成于基板10的表面上的与所述的一种导电类型相反的另一种导电类型(例如P型)的外延半导体主体12(即外延生长的半导体主体)。多个隔开的栅极槽14形成于外延半导体主体12中,每个栅极槽14用于容纳各自的优选地由N型多晶硅形成的栅极16。各栅极16通过各自的氧化物主体18(例如SiO2)与外延主体12绝缘。各氧化物主体18包括与各栅极槽的底部和侧壁部分相邻的厚氧化物部分20,以及与外延主体12中的可反转的沟道区域相邻的栅极氧化物部分22(比厚氧化物部分薄)。一种导电类型(例如N型)的源极区域24与各栅极槽相邻地形成于外延主体12中,且与源极接触部28电阻性耦接,源极接触部28可由铝、硅铝合金等材料形成。应当指出,氧化物覆盖部31使源极接触部28与各栅极16绝缘。源极接触部28还电阻性地耦接至也形成于外延主体12中的另一种导电类型(例如P型)的高电导率区域26。众所周知,高电导率区域26比外延主体12更易导电,从而提供了至源极接触部28的低接触电阻。第一实施例的器件还包括漏极接触部30(例如由铝或硅铝合金形成),该漏极接触部30与源极接触部28相对地电阻性地连接到基板10。
根据本发明的一方面,一种导电类型(例如N型)的漂移区域32形成于(例如通过注入等类似步骤)外延主体12中,并且从各栅极槽14的底部至少延伸至基板10。应当指出,各漂移区域32还沿着各栅极槽的侧壁延伸,直到至少到达在栅极槽的每一侧的可反转的沟道区域(该沟道区域被定义为在源极24和漂移区域32之间靠近各栅极槽侧壁的区域,一旦给最近的栅极16施加电压,该沟道区域就反转)。各漂移区域32与其周围环境(相反的导电类型)基本上处于电荷平衡状态,从而实现如上所述的超结效应。优选地,各漂移区域32的一部分延伸进基板10中。应当指出,各漂移区域32相互隔开,并且通过外延主体12的P型区域彼此隔开。即,各漂移区域32彼此不直接耦接,而只通过基板10耦接。因此,保持外延主体12的主要体积和其中所含的电荷以实现超结效应,同时,即使漂移区域32中的电荷可能增加,但可使漂移区域32所占的体积最小化以改善器件的导通电阻。
应当指出,在本发明的器件中,漂移区域32形成于外延主体12中。因而,可以通过适当地选择注入浓度控制漂移区域32的电导率,该漂移区域32的电导率控制器件的导通电阻。另一方面,在现有技术的超结器件中,漂移区域是外延生长的,并且通过注入等类似步骤在其中形成导电类型相反的区域。还应当指出,在第一实施例的器件中,外延主体12用作沟道区域,从而免除了通过注入等类似步骤形成沟道区域的需要。
第一实施例的器件的拓扑结构是蜂窝状的或条状的,并且其蜂窝间距约为2微米。对于75伏的器件,外延主体12可以是5微米厚。应当指出,可颠倒所有的导电类型以制成P沟道器件,而不是上述的N沟道器件。
现在参照图2和图3,其中相同的附图标记表示相同的部件,在本发明第二实施例的器件中,漂移区域32包括与基板10相邻的高电阻率区域34(例如3千欧)和与槽14相邻的低电阻率区域36(例如4千欧)。类似于第一实施例,漂移区域32从与栅极氧化物22相邻的可反转的沟道区域延伸至基板10。应当指出,第二实施例的器件还包括与栅极氧化物22相邻的另一种导电类型(例如P型)的沟道注入物38,并且各高电导率区域26在其中具有槽以改善源极接触部28与高电导率区域26和源极区域24的接触。应当指出,沟道注入物38通过外延主体12彼此隔开。优选地,第二实施例的器件具有具体如图3所示的蜂窝状拓扑结构。
为了使用第二实施例的布置获得75伏的器件,对应于6.5E16原子/cm2的浓度,外延主体12可形成为具有大约0.25ohm·cm的电阻率,并且可通过1×1017原子/cm3的浓度的砷注入形成高电阻率区域34。
尽管通过本发明的具体实施例说明了本发明,但本发明的其它变化、改变和其它应用对于本领域技术人员是显而易见的。因而,优选地,本发明并不被这里的具体公开内容所限制,而只由所附权利要求所限定。

Claims (7)

1.一种功率半导体器件,其包括:
一种导电类型的半导体基板;
在所述基板的表面上的另一种导电类型的外延半导体主体;
在所述的外延半导体主体中的栅极槽;
所述一种导电类型的漂移区域,其至少从所述栅极槽的底部延伸至所述基板,并且仅沿着所述栅极槽的侧壁的一部分延伸,所述一种导电类型的所述漂移区域与所述外延半导体主体处于电荷平衡;
所述一种导电类型的源极区域,其与所述栅极槽相邻地形成于所述外延半导体主体中,并且通过与所述栅极槽相邻的可反转的沟道区域与所述一种导电类型的漂移区域隔开;
与至少所述源极区域电阻性接触的源极接触部;和
与所述基板电阻性接触的漏极接触部,其中,所述漂移区域包括与所述基板相邻的高电阻率区域和与所述栅极槽相邻的低电阻率区域。
2.如权利要求1所述的功率半导体器件,其中,所述一种导电类型的漂移区域延伸进入所述基板中。
3.如权利要求1所述的功率半导体器件,还包括:
位于所述栅极槽中的氧化物主体,所述氧化物主体包括至少与所述可反转的沟道区域相邻的栅极氧化物部分以及与所述漂移区域相邻的加厚部分;
以及位于所述栅极槽中且与所述氧化物主体相邻的栅极。
4.如权利要求1所述的功率半导体器件,还包括所述另一种导电类型的高电导率区域,其形成于所述外延半导体主体中并且与所述源极接触部电阻性接触。
5.如权利要求3所述的功率半导体器件,其中,所述栅极由多晶硅制成。
6.如权利要求5所述的功率半导体器件,其中,所述多晶硅为N型。
7.如权利要求1所述的功率半导体器件,其中,所述一种导电类型为N型,并且所述另一种导电类型为P型。
CN2007800499130A 2007-01-24 2007-04-13 超结功率半导体器件 Active CN101641791B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/657,150 2007-01-24
US11/657,150 US7492003B2 (en) 2006-01-24 2007-01-24 Superjunction power semiconductor device
PCT/US2007/009038 WO2008091269A1 (en) 2007-01-24 2007-04-13 Superjunction power semiconductor device

Publications (2)

Publication Number Publication Date
CN101641791A CN101641791A (zh) 2010-02-03
CN101641791B true CN101641791B (zh) 2011-08-31

Family

ID=39644748

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2007800499130A Active CN101641791B (zh) 2007-01-24 2007-04-13 超结功率半导体器件

Country Status (7)

Country Link
US (2) US7492003B2 (zh)
EP (1) EP2108194A4 (zh)
JP (1) JP5827785B2 (zh)
KR (1) KR101170633B1 (zh)
CN (1) CN101641791B (zh)
TW (1) TWI340468B (zh)
WO (1) WO2008091269A1 (zh)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7166890B2 (en) * 2003-10-21 2007-01-23 Srikant Sridevan Superjunction device with improved ruggedness
US7812441B2 (en) 2004-10-21 2010-10-12 Siliconix Technology C.V. Schottky diode with improved surge capability
US7394158B2 (en) 2004-10-21 2008-07-01 Siliconix Technology C.V. Solderable top metal for SiC device
US7834376B2 (en) * 2005-03-04 2010-11-16 Siliconix Technology C. V. Power semiconductor switch
US9419092B2 (en) * 2005-03-04 2016-08-16 Vishay-Siliconix Termination for SiC trench devices
US8368165B2 (en) * 2005-10-20 2013-02-05 Siliconix Technology C. V. Silicon carbide Schottky diode
US7659588B2 (en) * 2006-01-26 2010-02-09 Siliconix Technology C. V. Termination for a superjunction device
CN101506989B (zh) * 2006-07-31 2014-02-19 威世-硅尼克斯 用于SiC肖特基二极管的钼势垒金属及制造工艺
US7663184B1 (en) * 2008-07-31 2010-02-16 Macronix International Co., Ltd. Memory and method of fabricating the same
DE102009055328B4 (de) * 2009-12-28 2014-08-21 Infineon Technologies Austria Ag Halbleiterbauelement mit einer Emittersteuerelektrode und IGBT eine solche aufweisend
US20110198689A1 (en) * 2010-02-17 2011-08-18 Suku Kim Semiconductor devices containing trench mosfets with superjunctions
TWI455315B (zh) * 2011-01-13 2014-10-01 Anpec Electronics Corp A ditch - type power transistor with a low gate / drain capacitance
US9722041B2 (en) 2012-09-19 2017-08-01 Vishay-Siliconix Breakdown voltage blocking device
JP6102140B2 (ja) 2012-09-20 2017-03-29 三菱電機株式会社 半導体装置
KR20180083670A (ko) 2017-01-13 2018-07-23 최종웅 2개의 수평 이동용 추진기와 1개의 수직 이동용 추진기를 갖는 rov 제어 방법

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1691284A (zh) * 2004-03-31 2005-11-02 株式会社电装 半导体器件的制造方法

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2715399B2 (ja) * 1990-07-30 1998-02-18 株式会社デンソー 電力用半導体装置
CN1019720B (zh) * 1991-03-19 1992-12-30 电子科技大学 半导体功率器件
US5930630A (en) * 1997-07-23 1999-07-27 Megamos Corporation Method for device ruggedness improvement and on-resistance reduction for power MOSFET achieved by novel source contact structure
DE19840032C1 (de) * 1998-09-02 1999-11-18 Siemens Ag Halbleiterbauelement und Herstellungsverfahren dazu
GB9826041D0 (en) * 1998-11-28 1999-01-20 Koninkl Philips Electronics Nv Trench-gate semiconductor devices and their manufacture
DE19913375B4 (de) * 1999-03-24 2009-03-26 Infineon Technologies Ag Verfahren zur Herstellung einer MOS-Transistorstruktur
US7291884B2 (en) * 2001-07-03 2007-11-06 Siliconix Incorporated Trench MIS device having implanted drain-drift region and thick bottom oxide
JP3973395B2 (ja) * 2001-10-16 2007-09-12 株式会社豊田中央研究所 半導体装置とその製造方法
JP2004047967A (ja) * 2002-05-22 2004-02-12 Denso Corp 半導体装置及びその製造方法
US6979862B2 (en) * 2003-01-23 2005-12-27 International Rectifier Corporation Trench MOSFET superjunction structure and method to manufacture
JP4536366B2 (ja) * 2003-12-22 2010-09-01 株式会社豊田中央研究所 半導体装置とその設計支援用プログラム
JP4773716B2 (ja) * 2004-03-31 2011-09-14 株式会社デンソー 半導体基板の製造方法
JP4768259B2 (ja) * 2004-12-21 2011-09-07 株式会社東芝 電力用半導体装置
US7439583B2 (en) * 2004-12-27 2008-10-21 Third Dimension (3D) Semiconductor, Inc. Tungsten plug drain extension
DE112006001516T5 (de) * 2005-06-10 2008-04-17 Fairchild Semiconductor Corp. Feldeffekttransistor mit Ladungsgleichgewicht

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1691284A (zh) * 2004-03-31 2005-11-02 株式会社电装 半导体器件的制造方法

Also Published As

Publication number Publication date
JP5827785B2 (ja) 2015-12-02
KR20090118913A (ko) 2009-11-18
CN101641791A (zh) 2010-02-03
US20070187750A1 (en) 2007-08-16
JP2010517288A (ja) 2010-05-20
EP2108194A4 (en) 2010-09-15
US7492003B2 (en) 2009-02-17
EP2108194A1 (en) 2009-10-14
TW200832701A (en) 2008-08-01
TWI340468B (en) 2011-04-11
WO2008091269A1 (en) 2008-07-31
KR101170633B1 (ko) 2012-08-03
US20090218617A1 (en) 2009-09-03

Similar Documents

Publication Publication Date Title
CN101641791B (zh) 超结功率半导体器件
US8878286B2 (en) Semiconductor device with enhanced mobility and method
US7514743B2 (en) DMOS transistor with floating poly-filled trench for improved performance through 3-D field shaping
EP1054451B1 (en) MOS-gated power device and process for forming the same
JP4744958B2 (ja) 半導体素子及びその製造方法
JP5872281B2 (ja) ダイオードを含む半導体装置
CN102376762B (zh) 超级结ldmos器件及制造方法
US11121250B2 (en) Silicon carbide semiconductor device
US20020125528A1 (en) Vertical-type power MOSFET with a gate formed in a trench
EP3227924B1 (en) Power semiconductor device
CN104299997A (zh) 电荷补偿半导体器件
CN104969348A (zh) 碳化硅半导体装置
CN107026207A (zh) 包括横向晶体管的半导体器件
US20140097447A1 (en) Semiconductor device and method of manufacturing the same
US7696599B2 (en) Trench MOSFET
US6559502B2 (en) Semiconductor device
JP2000505956A (ja) 高電圧ldmosトランジスタ装置
CN104600067B (zh) 集成电路和制造集成电路的方法
EP4128362B1 (en) Power semiconductor device
KR20060029141A (ko) 반도체 디바이스
CN101388406B (zh) 半导体装置
CN100502041C (zh) 半导体器件
CN103378159A (zh) 具有mosfet的晶体管装置和制造方法
CN1685518A (zh) 横向绝缘栅双极pmos器件
CN105633164A (zh) 具有场电极的功率晶体管

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant