CN101479804B - 快闪存储器装置及其操作方法 - Google Patents
快闪存储器装置及其操作方法 Download PDFInfo
- Publication number
- CN101479804B CN101479804B CN200780019176XA CN200780019176A CN101479804B CN 101479804 B CN101479804 B CN 101479804B CN 200780019176X A CN200780019176X A CN 200780019176XA CN 200780019176 A CN200780019176 A CN 200780019176A CN 101479804 B CN101479804 B CN 101479804B
- Authority
- CN
- China
- Prior art keywords
- data
- controller
- flash memory
- mode
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
- G11C7/1045—Read-write mode select circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1066—Output synchronization
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/1093—Input synchronization
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/20—Memory cell initialisation circuits, e.g. when powering up or down, memory clear, latent image memory
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Read Only Memory (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Applications Claiming Priority (13)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US11/379,895 US7366028B2 (en) | 2006-04-24 | 2006-04-24 | Method of high-performance flash memory data transfer |
| US11/379,910 US7345926B2 (en) | 2006-04-24 | 2006-04-24 | High-performance flash memory data transfer |
| US11/379,910 | 2006-04-24 | ||
| US11/379,895 | 2006-04-24 | ||
| US11/424,573 US7525855B2 (en) | 2006-04-24 | 2006-06-16 | Method of high-performance flash memory data transfer |
| US11/424,573 | 2006-06-16 | ||
| US11/424,581 US7366029B2 (en) | 2006-04-24 | 2006-06-16 | High-performance flash memory data transfer |
| US11/424,581 | 2006-06-16 | ||
| US11/458,422 | 2006-07-19 | ||
| US11/458,431 US7499339B2 (en) | 2006-07-19 | 2006-07-19 | High-performance flash memory data transfer |
| US11/458,422 US7499369B2 (en) | 2006-07-19 | 2006-07-19 | Method of high-performance flash memory data transfer |
| US11/458,431 | 2006-07-19 | ||
| PCT/US2007/067090 WO2007127678A2 (en) | 2006-04-24 | 2007-04-20 | High-performance flash memory data transfer |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101479804A CN101479804A (zh) | 2009-07-08 |
| CN101479804B true CN101479804B (zh) | 2013-05-01 |
Family
ID=38627002
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200780019176XA Active CN101479804B (zh) | 2006-04-24 | 2007-04-20 | 快闪存储器装置及其操作方法 |
Country Status (6)
| Country | Link |
|---|---|
| EP (1) | EP2011122A2 (https=) |
| JP (1) | JP5226669B2 (https=) |
| KR (1) | KR101458381B1 (https=) |
| CN (1) | CN101479804B (https=) |
| TW (1) | TWI486964B (https=) |
| WO (1) | WO2007127678A2 (https=) |
Families Citing this family (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5106219B2 (ja) | 2008-03-19 | 2012-12-26 | 株式会社東芝 | メモリデバイス、ホストデバイス、メモリシステム、メモリデバイスの制御方法、ホストデバイスの制御方法、およびメモリシステムの制御方法 |
| KR101087195B1 (ko) * | 2008-05-26 | 2011-11-29 | 주식회사 하이닉스반도체 | 불휘발성 메모리 장치 |
| KR101618677B1 (ko) * | 2008-07-01 | 2016-05-09 | 엘에스아이 코포레이션 | 플래시 메모리 제어기와 플래시 메모리 어레이 사이의 인터페이싱 방법 및 인터페이스 |
| JP5266589B2 (ja) * | 2009-05-14 | 2013-08-21 | ルネサスエレクトロニクス株式会社 | 不揮発性半導体記憶装置 |
| JP5449032B2 (ja) * | 2009-05-28 | 2014-03-19 | パナソニック株式会社 | メモリシステム |
| JP2011058847A (ja) * | 2009-09-07 | 2011-03-24 | Renesas Electronics Corp | 半導体集積回路装置 |
| EP2539897B1 (en) * | 2010-02-23 | 2020-03-18 | Rambus Inc. | Methods and circuits for dynamically scaling dram power and performance |
| US8422315B2 (en) * | 2010-07-06 | 2013-04-16 | Winbond Electronics Corp. | Memory chips and memory devices using the same |
| JP2012198965A (ja) * | 2011-03-22 | 2012-10-18 | Toshiba Corp | 不揮発性半導体記憶装置 |
| US9053066B2 (en) * | 2012-03-30 | 2015-06-09 | Sandisk Technologies Inc. | NAND flash memory interface |
| KR102130171B1 (ko) * | 2014-01-13 | 2020-07-03 | 에스케이하이닉스 주식회사 | 반도체장치 및 반도체시스템 |
| US9385721B1 (en) | 2015-01-14 | 2016-07-05 | Sandisk Technologies Llc | Bulk driven low swing driver |
| US9792994B1 (en) | 2016-09-28 | 2017-10-17 | Sandisk Technologies Llc | Bulk modulation scheme to reduce I/O pin capacitance |
| JP6894459B2 (ja) * | 2019-02-25 | 2021-06-30 | 華邦電子股▲ふん▼有限公司Winbond Electronics Corp. | 疑似スタティックランダムアクセスメモリとその動作方法 |
| JP7714432B2 (ja) * | 2021-07-21 | 2025-07-29 | キオクシア株式会社 | 半導体記憶装置 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1430151A (zh) * | 1994-06-03 | 2003-07-16 | 英特尔公司 | 基于快速存储器的主存储器 |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100252057B1 (ko) * | 1997-12-30 | 2000-05-01 | 윤종용 | 단일 및 이중 데이터 율 겸용 반도체 메모리 장치 |
| JP2000067577A (ja) * | 1998-06-10 | 2000-03-03 | Mitsubishi Electric Corp | 同期型半導体記憶装置 |
| JP3416083B2 (ja) * | 1999-08-31 | 2003-06-16 | 株式会社日立製作所 | 半導体装置 |
| US6466491B2 (en) * | 2000-05-19 | 2002-10-15 | Fujitsu Limited | Memory system and memory controller with reliable data latch operation |
| TWI228259B (en) * | 2000-05-22 | 2005-02-21 | Samsung Electronics Co Ltd | Method and circuit for inputting and outputting data, and system using semiconductor memory device including the same |
| JP2002007200A (ja) * | 2000-06-16 | 2002-01-11 | Nec Corp | メモリ制御装置及び動作切替方法並びにインターフェース装置、半導体集積チップ、記録媒体 |
| US7370168B2 (en) * | 2003-04-25 | 2008-05-06 | Renesas Technology Corp. | Memory card conforming to a multiple operation standards |
| US6961269B2 (en) * | 2003-06-24 | 2005-11-01 | Micron Technology, Inc. | Memory device having data paths with multiple speeds |
| KR100521049B1 (ko) * | 2003-12-30 | 2005-10-11 | 주식회사 하이닉스반도체 | 더블 데이터 레이트 싱크로너스 디램의 쓰기 회로 |
| DE102004026808B4 (de) * | 2004-06-02 | 2007-06-06 | Infineon Technologies Ag | Abwärtskompatibler Speicherbaustein |
| KR100546418B1 (ko) * | 2004-07-27 | 2006-01-26 | 삼성전자주식회사 | 데이터 출력시 ddr 동작을 수행하는 비휘발성 메모리장치 및 데이터 출력 방법 |
-
2007
- 2007-04-20 JP JP2009507905A patent/JP5226669B2/ja active Active
- 2007-04-20 KR KR1020087028524A patent/KR101458381B1/ko not_active Expired - Fee Related
- 2007-04-20 WO PCT/US2007/067090 patent/WO2007127678A2/en not_active Ceased
- 2007-04-20 CN CN200780019176XA patent/CN101479804B/zh active Active
- 2007-04-20 EP EP07761017A patent/EP2011122A2/en not_active Ceased
- 2007-04-24 TW TW096114457A patent/TWI486964B/zh active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1430151A (zh) * | 1994-06-03 | 2003-07-16 | 英特尔公司 | 基于快速存储器的主存储器 |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2009534785A (ja) | 2009-09-24 |
| EP2011122A2 (en) | 2009-01-07 |
| WO2007127678A3 (en) | 2008-02-07 |
| CN101479804A (zh) | 2009-07-08 |
| TWI486964B (zh) | 2015-06-01 |
| TW200818206A (en) | 2008-04-16 |
| WO2007127678A2 (en) | 2007-11-08 |
| JP5226669B2 (ja) | 2013-07-03 |
| KR20090026267A (ko) | 2009-03-12 |
| KR101458381B1 (ko) | 2014-11-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101479804B (zh) | 快闪存储器装置及其操作方法 | |
| US7366029B2 (en) | High-performance flash memory data transfer | |
| US7366028B2 (en) | Method of high-performance flash memory data transfer | |
| US7499339B2 (en) | High-performance flash memory data transfer | |
| US8645656B2 (en) | Flash memory controller | |
| CN107093459B (zh) | 非易失性存储器设备及其读取方法和存储器系统 | |
| US8953396B2 (en) | NAND interface | |
| US7499369B2 (en) | Method of high-performance flash memory data transfer | |
| US7525855B2 (en) | Method of high-performance flash memory data transfer | |
| US8959326B2 (en) | Memory device initiate and terminate boot commands | |
| US7345926B2 (en) | High-performance flash memory data transfer | |
| US8825939B2 (en) | Semiconductor memory device suitable for interconnection in a ring topology | |
| CN101820450A (zh) | 并行接口连接的方法和使用该方法的装置 | |
| US10838662B2 (en) | Memory system and method of operating the same | |
| US10475492B1 (en) | Circuit and method for read latency control | |
| US11698793B2 (en) | Memory, memory controlling method and system | |
| CN114141291A (zh) | 存储器、存储器控制方法和系统 | |
| US12586620B2 (en) | Memory device including sub-control circuit with asynchronous control logic |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| ASS | Succession or assignment of patent right |
Owner name: SANDISK TECHNOLOGY CORPORATION Free format text: FORMER OWNER: SANDISK CO., LTD. Effective date: 20121026 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20121026 Address after: Texas, USA Applicant after: Sandy Technology Corp. Address before: California, USA Applicant before: Sandisk Corp. |
|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C56 | Change in the name or address of the patentee | ||
| CP01 | Change in the name or title of a patent holder |
Address after: Texas, USA Patentee after: SANDISK TECHNOLOGIES LLC Address before: Texas, USA Patentee before: Sandy Technology Corp. |
|
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20250124 Address after: California, USA Patentee after: Shengdi Technology Co.,Ltd. Country or region after: U.S.A. Address before: American Texas Patentee before: SANDISK TECHNOLOGIES LLC Country or region before: U.S.A. |