CN101399262B - 功率半导体装置及其组装方法 - Google Patents
功率半导体装置及其组装方法 Download PDFInfo
- Publication number
- CN101399262B CN101399262B CN2008102138951A CN200810213895A CN101399262B CN 101399262 B CN101399262 B CN 101399262B CN 2008102138951 A CN2008102138951 A CN 2008102138951A CN 200810213895 A CN200810213895 A CN 200810213895A CN 101399262 B CN101399262 B CN 101399262B
- Authority
- CN
- China
- Prior art keywords
- power semiconductor
- class component
- group
- plug class
- strip line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K7/00—Constructional details common to different types of electric apparatus
- H05K7/14—Mounting supporting structure in casing or on frame or rack
- H05K7/1422—Printed circuit boards receptacles, e.g. stacked structures, electronic circuit modules or box like frames
- H05K7/1427—Housings
- H05K7/1432—Housings specially adapted for power drive units or power converters
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K7/00—Constructional details common to different types of electric apparatus
- H05K7/14—Mounting supporting structure in casing or on frame or rack
- H05K7/1422—Printed circuit boards receptacles, e.g. stacked structures, electronic circuit modules or box like frames
- H05K7/1427—Housings
- H05K7/1432—Housings specially adapted for power drive units or power converters
- H05K7/14329—Housings specially adapted for power drive units or power converters specially adapted for the configuration of power bus bars
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05073—Single internal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29339—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/4813—Connecting within a semiconductor or solid-state body, i.e. fly wire, bridge wire
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
- H01L2224/48139—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate with an intermediate bond, e.g. continuous wire daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4846—Connecting portions with multiple bonds on the same bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8384—Sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1301—Thyristor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19042—Component type being an inductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Inverter Devices (AREA)
- Power Conversion In General (AREA)
Abstract
本发明的名称是功率半导体装置,提供了一种功率半导体装置,它包括功率半导体芯片,而功率半导体芯片电连接到具有至少两个插头类元件的一组插头类元件,并且还包括金属片带状线,金属片带状线具有接收第一组插头类元件的一组开口,其中,金属片带状线中的该组开口和该组插头类元件建立了压入连接。
Description
技术领域
本发明涉及功率半导体装置,具体地说,涉及功率半导体模块。
背景技术
功率半导体模块特别用于切换高电流和高电压。但是,模块和到模块的连接中的寄生电感会由于高电流或高电压的快速切换而导致功率损失,并生成不必要的过压。
发明内容
本文提供了一种功率半导体装置,它包括功率半导体芯片,而功率半导体芯片电连接到具有至少两个插头类元件的一组插头类元件,功率半导体芯片还包括金属片带状线(sheet metal strip line),金属片带状线具有接收第一组插头类元件的一组开口,其中,金属片带状线中的这组开口和该组插头类元件建立了压入连接(可塑针脚(compliantpin)连接),其中所述第一组插头类元件相互电连接。
还提供了一种功率半导体装置,包括具有至少一个图案化金属化层(patterned metallization layer)的半导体衬底。该装置还包括功率半导体芯片,该芯片设置在金属化层上,具有至少一个第一负载端子和至少一个第二负载端子,第一负载端子连接到第一组插头类元件,并且第二负载端子连接到第二组插头类元件。模块的其它电子组件包括至少一个第一负载端子和至少一个第二负载端子,第一负载端子连接到第三组插头类元件,第二负载端子连接到第四组插头类元件。第一金属片带状线包括接收第一组插头类元件的第一组开口和接收第三组插头类元件的第三组开口。第二金属片带状线包括接收第二组插头类元件的第二组开口和接收第四组插头类元件的第四组开口。金属片带状线中的开口和插头类元件建立了压入连接。金属片带状线平行设置,使得金属片带状线中的相应电流以相反方向流动,其中所述第一组插头类元件相互电连接。
组装功率半导体装置时,提供了电连接到功率半导体芯片的一组插头类元件。此外,提供了金属片带状线,它包括适用于接收该组插头类元件的一组开口。金属片带状线被定位为使得开口与插头类元件对齐。金属片带状线被压嵌到插头类元件上,使得插头类元件穿入开口中,由此建立了压入连接,其中所述一组插头类元件相互电连接。
本文所述功率半导体装置提供了到功率半导体模块且在模块内的易于组装的低电感连接。
附图说明
参照以下附图和说明,可更好地理解本发明。图形中的组件不必按比例画出,而强调的重点是示出本发明的原理。另外,在图形中,类似的标号指定类似的部分。在图中:
图1是一个功率半导体装置的电路图,该半导体装置包括由整流器模块建立的第一功率半导体模块和由半桥模块建立的第二功率半导体模块,两个模块通过带状线连接到由DC连接电容器模块建立的控制模块;
图2是一个功率半导体装置的电路图,该半导体装置包括由整流器模块建立的第一功率半导体模块和由三相半桥模块建立的第二功率半导体模块,两个模块通过带状线连接到由DC连接电容器模块、控制单元和监视单元建立的控制模块;
图3a是一个功率半导体模块的垂直横截面视图,该半导体模块包括功率端子和承载功率半导体芯片的多层衬底,功率端子通过连接片电连接到功率半导体芯片;
图3b是图3a所示模块衬底上的顶视图;
图4是一个功率半导体装置和要连接到功率半导体模块的带状线的透视图,其中,模块的所有功率半导体芯片设置在连接片的一侧;
图5a是相互电连接并沿直线设置的多个功率端子的顶视图;
图5b是相互电连接的多个功率端子顶视图,其中,直线包括到功率端子,大于零的中距离;
图5c是相互电连接的多个功率端子的顶视图,其中,功率端子形成为具有圆形横截面和顶部尖头的粗线;
图6是功率半导体装置和要连接到功率半导体模块的带状线的透视图,其中,模块的功率半导体芯片设置在连接片的相对侧;
图7是功率半导体装置的横截面视图,半导体装置包括通过使用带状线相互串联的两个相同功率半导体模块;
图8a是由半桥模块建立的功率半导体模块顶视图,其中,相互电连接的功率端子沿直线设置;
图8b是图8a所示功率半导体模块沿线条B-B′的横截面视图;
图8c是图8a所示功率半导体模块沿线条C-C′的横截面视图;
图8d是容置盖附接到模块的图8a所示功率半导体模块的顶视图;
图8e是图8d所示功率半导体模块沿线条B-B′的横截面视图;
图9是通过使用连接片,电连接到衬底顶部金属层的功率端子横截面视图;
图10是功率半导体装置的透视图,半导体装置包括要通过使用带状线相互连接的功率半导体模块和DC连接电容器,功率半导体模块包括台阶,使得不同行的功率端子设置在不同层;
图11是一个DC连接电容器的横截面视图,电容器包括相互电连接的第一电容器电极和相互电连接的第二电容器电极,其中,电容器电极相互交替连续设置;
图12是包括一对卷绕电容器电极的DC连接电容器模块的横截面视图;
图13a和13b示出一个功率半导体模块,该模块包括半桥、电连接到模块电源端子的带状线和连接到模块相位输出的导电片;
图14a是包括弹簧夹的功率半导体模块容置盖的一部分的透视图;
图14b是图14a容置盖和弹簧夹的顶视图;
图14c是图14b的装置沿线条G-G′的横截面视图;
图15a是包括一个针脚的压入连接透视图,包括一个弹簧类元件插入一个通孔;
图15b是图15a压入连接的垂直横截面视图;
图15c是图15b压入连接的水平横截面视图;
图16a是一个实心针脚的透视图;以及
图16b是根据图15c视图的压入连接水平横截面视图,其中不使用包括弹簧类元件的针脚,而是使用了实心针脚。
具体实施方式
图1是功率半导体装置的电路图,该半导体装置包括通过带状线装置连接到电容器模块110的第一半导体模块100和第二半导体模块120,带状线装置包括扁平导电片(本文也称为带状线),如带状线11、12或导电片11、12。第一功率半导体模块100在本示例中是整流桥模块,包括六个二极管3、功率输入端子103、104、105和功率输出端子101、102。每个功率输入端子例如通过带状线连接到电源5的三相之一。在提供有通过电源端子121、122的电源的半桥配置中,第二功率半导体模块120包括诸如绝缘栅双极晶体管(IGBT)的两个可控功率半导体芯片1和续流二极管2。但是,也可应用其它可控功率半导体芯片,如MOSFET、晶闸管等。半桥包括能够由控制输入124控制的上半桥分支和能够由控制输入125控制的下半桥分支。包括DC连接电容器4的电容器模块110通过功率端子113、114连接到带状线11和12。半桥的输出连接到相位输出功率端子123。为增大安培容量,可并联多个例如相同的功率半导体芯片,而不只是一个可控功率半导体芯片1。
图2是具有多个例如相同的并联功率半导体芯片的其它示范功率半导体装置电路图。参照图2,第二功率半导体模块120包括三个半桥A、B、C,而不是只一个半桥。半桥A、B、C的上半桥分支能够通过控制端子124a、124b和124c控制,下半桥分支能够通过控制端子125a、125b和125c控制。半桥A、B、C分别连接到功率输出端子13a、13b和13c。包括控制电路131和驱动电路132a、132b、132c、133a、133b、133c的控制单元130连接到控制端子124a、124b、124c、125a、125b和125c。控制电路131适用于控制驱动电路132a、132b、132c、133a、133b、133c,以便例如接通或断开特定的可控功率半导体芯片1。控制单元130或其任何部分可集成在功率半导体模块120中,或如图2所示与模块120分开设置。
例如三相电动机M的负载150通过线路151a、151b、151c连接到模块120的相位输出端子13a、13b和13c。电流传感器141a、141b和141c分别耦合到线路151a、151b、151c。电流传感器141a、141b和141c检测线路151a、151b和151c中的电流。连接到控制电路131的监视单元140监视电流传感器141a、141b、141c的信号,并且允许控制电路131根据线路141a、141b、141c中的输出电流控制一个、一些或所有功率半导体芯片1。
图3a是功率半导体模块120的横截面视图,该功率半导体模块包括功率半导体芯片1、具有至少一个金属层21、23、25和设置在相邻金属层21、23、25之间的至少一个陶瓷层22、24的衬底20。衬底20的顶部金属层21具有相互近距离设置的部分21a、21b、21c、21d。附接到衬底的组件通过衬底20的金属层23、25互连。此外,为将不同的金属层或不同金属层的部分电互连,在陶瓷层22中设置了导孔26。视特定电路要求而定,可选地,底部金属层25可与顶部金属层21或金属层23中一个金属层电绝缘或两者都电绝缘。
可控功率半导体芯片1包括用于电连接的端接区1a、1b。此类端接区1a、1b例如可以是金属化层,如在芯片1的半导体主体上的铝和/或铜层,并提供到如可能出现的漏极区、源极区、集电极区、发射极区、阳极区或阴极区的电连接。如果器件包括垂直结构,则芯片1的端接区1a和1b可设置在芯片1的相对侧上。备选,如果器件包括横向结构,则芯片1的端接区1a和1b可设置在芯片1的相同侧上。
可控功率半导体芯片1通过焊料27连接到部分21a和21c,并通过接合线连接到部分21a和21b。除软钎焊外,硬钎焊、过渡液相软钎焊(transient liquid phase soldering)、导电胶合或使用银膏的低温连结技术(LTJT)也适用。
为从外部将模块120连接到例如电源、负载或DC连接电容器,模块包括能够从功率半导体模块120外部,即从模块120的容置外部(图中未示出)可到达和电接触的功率端子。此类功率端子包括作为压入连接一部分的插头类元件41、42、43,例如,作为公插头(male plug)或母插头(female plug)。在图3a中,插头类元件41、42、43电连接到功率半导体芯片1,接线片31、32和33电连接到部分21a、21c和21d。连接片31、32、33包括连结分支71、72、73,设置得相邻于面向衬底20的相应连结分支71、72、73。如图3a所示,功率端子41、42、43和相应的连接片31、32、33可选择在一个件中形成。连接片31、32、33例如可由扁平、有角度或弯曲的金属板,或由大量的金属线制成,并在平行于衬底底侧20b的剖面中包括例如超过5平方毫米的横截面面积。衬底20的底侧20b朝向背离功率半导体芯片1。绝缘片39设置在连接片31、32之间。
要将连结分支71、72和73电连接到芯片1的端接区1a或1b,相应的连结分支可直接连结到设置在背离衬底10的芯片1一侧上的端接区1a,或金属层21、23、25之一的一部分21a、21b、21c、21d。作为连结技术,可应用软钎焊、硬钎焊、过渡液相软钎焊、焊接、接合、导电胶合或使用银膏的低温连结技术(LTJT)。备选,连结分支71、72、73可直接压在相应端接区1a上或金属层21、23、25之一的相应部分21a、21b、21c、21d上以形成压力接触。
功率半导体模块120的外部连接通过扁平导电片11、12和13提供。导电片11和12相互平行延伸,距离例如为0.1毫米到5毫米,形成带状线装置15。带状线装置15可选择包括设置在导电片11与12之间的绝缘片19。为在外部连接相位输出功率端子43,应用了扁平导电片1。图3b是沿图3a线条A-A′到图3a所示模块120衬底20上的顶视图。正如可看到的一样,顶部金属层21的部分21a、21b、21c、21d相互间隔设置。
图4是功率半导体模块120的透视图。模块120包括衬底20、附接到衬底20的功率半导体芯片1、一端具有插头类元件41而另一端具有分支71的连接片31及一端具有插头类元件42而另一端具有连结分支72的连接片32。连接片31、32将连结分支71、72连接到相应的插头类元件41、42。通过功率半导体芯片1的适当设置,例如,在平行于第一直线g1延伸的一个或多个平行行中,以及在衬底20上金属层的适当结构,主电流大致在两个平行但相反的方向中流动。在图4中,电流的这些特定方向用箭头I表示。
在衬底20上,多个功率半导体芯片设置在衬底上。每个功率半导体芯片1包括第一端接区1a和第二端接区(设置在功率半导体芯片1的底侧,因此在图中未示出)。第一端接区1a和第二端接区可以为漏极端接区或源极端接区或集电极端接区或发射极端接区或阳极端接区或阴极端接区。所有第一端接区1a和所有第二端接区分别相互电连接。插头类元件41和插头类元件42每个的数目至少为二,以便一方面提供充分的机械稳定性,并防止电流在垂直于主电流方向的方向上流动(错流)。
在带状线装置15中,导电片11和12包括分别与功率端子41和42匹配的开口51和开口52(图4中未详细示出,因为它们隐藏在绝缘片19和导电片11下)。为将带状线装置15连接到具有插头类元件41、42的接线片31、32,开口51和52分别位于插头类元件41和42的上方,并且从上方向带状线装置15施力F从而将带状线装置15压向接线片31、32。这使得插头类元件41、42穿入相应的开口51、52中,从而形成压入连接。
正如从图4中可看到的一样,插头类元件41沿第一直线g1连续设置,而该直线例如平行于衬底20的底侧20b延伸。插头类元件42沿第二直线g2连续设置,该直线与第一直线g1平行。插头类元件41在范围b41内延伸,并且插头元件42在范围b42内延伸,其中两个范围具有基本相同的大小。在与直线g1、g2方向平行的方向上,导电片11和12分别在范围b201或b202内延伸。范围b201和b202相等,并且与范围b41、b42相等以避免错流。在图4中,带状线装置15右端连接到模块120。同样地,另一端也可包括如上所述要连接到例如电容器或其它功率半导体模块的其它电子组件(未示出)的开口51、52。为此,该其它电子组件可包括诸如插头类元件41、42的插头类元件。带状线装置15大致与衬底20平行,并且在垂直于衬底20平面的方向上具有到功率半导体芯片1的距离l1。此外,在其它电子组件(未示出)旁设置的这行功率半导体芯片1在平行于衬底20平面且垂直于第一直线g1方向的方向上,具有到下部导电片12的开口52和在其它电子组件(未示出)相应插头类元件连接到带状线装置15时到该相应插头类元件的距离为l2。
图5a和5c示出第一插头类元件41不同示例的顶视图。图5a示出图4的插头类元件41。第一功率端子41在范围b41内的直线g1上连续设置,相互之间的距离为d41,第一插头类元件与最后插头类元件之间的最大距离dmax。图5b示出一种装置,其中,第一功率端子41未设置在直线g1上,而是设置为垂直方向上到直线g1的距离为d1、d2、d3、d4和d5。d1、d2、d3、d4、d5的最大距离可使得它不会干扰平行于要连接到接线片31的带状线11的带状线12。图5c所示装置不同于图5b所示装置,表现在插头类元件41形成为具有圆状横截面和顶部尖头的粗线,以便易于将功率半导体模块连接到带状线。与图4的带状线相比,连接到图5c插头类元件41的导电片可包括圆孔开口。带状线11、12之间的距离取决于要实现的绝缘强度。平行设置的两个带状线11、12之间的距离越小,包括带状线11、12的带状线装置15的电感就越低。
在图4中,功率半导体模块120的所有功率半导体芯片1设置在接线片31、32的一侧。在图6中,功率半导体模块120的功率半导体芯片1设置在连接片31、32的两侧。参照图4和图6,电流I在衬底金属层中和在靠近衬底的区域中流动,其中,电流I大致平行于基本方向(cardinal direction)流动,并且错流被保持到最小。
图7是包括两个串联的相同功率半导体模块120的功率半导体装置横截面视图。每个功率半导体模块120例如包括功率半导体芯片1和连接至此的续流二极管2。每个模块120还包括例如由金属制成的底板10,底板被压在公共散热器9上,适当时在它们之间有导热浆料。每个模块120可还包括容置盖30,容置盖30与相应底板10一起形成模块120的容置。
图8a是功率半导体模块120的另一实施例的顶视图。模块120包括具有陶瓷层22和顶部金属层21的衬底20。顶部层21包括相互间隔的部分21a、21b、21c、21d、21e和21f。模块120包括具有上半桥分支和下半桥分支的半桥。上半桥分支包括七个功率半导体芯片1和七个续流二极管2,而上半桥分支的功率半导体芯片1和续流二极管2与相应的第二端接区1b和2b(图8a中未示出)导电连结到顶部金属层21的部分21b。相应地,下半桥分支的功率半导体芯片1和续流二极管2与相应的第二端接区1b和2b(图8a中未示出)导电连结到顶部金属层21的部分21e。在上半桥分支的功率半导模块1顶部上的第一端接区1a、1b和续流二极管2通过接合线28连接到顶部金属层21的部分21c。在下半桥分支的功率半导模块1顶部上的第一端接区1a、1b和续流二极管2通过接合线28连接到顶部金属层21的部分21d。上半桥分支中的功率半导体芯片1包括控制端接区,这些区设置在半导体芯片1的顶部,并且通过接合线28b电连接到顶部金属层21的部分21a。相应地,下半桥分支中的功率半导体芯片1包括控制端接区,这些区设置在半导体芯片1的顶部,并且经接合线28b电连接到顶部金属层21的部分21f。
功率半导体模块120还包括用于外部连接的功率输入端子141、142和功率输出端子143。功率输入端子141电连接到部分21d,功率输入端子42电连接到部分21b,并且相位输出端子143电连接到部分21c和21e。相应的电连接分别通过连接片31、32和33建立。接线片31、32和33包括连结分支71、72和73,这些分支分别直接连结到相应的部分21c、21b和21c/21e。备选地,特定的连结分支可直接连结到设置在功率半导体芯片1和/或续流二极管2顶部的端子区1a、2a。如软钎焊、导电胶合或使用银膏的低温连结技术(LTJT)的连结技术可适用。接线片31、32和33的部分61、62和63形成平行于衬底20延伸的母线。整个第一连结分支71包括到衬底20边缘的最小距离d71min,并且整个第二连结分支72包括到衬底20边缘的最小距离d72min。整个第三连结分支73包括到衬底20边缘的最小距离d73min。为电连接功率半导体芯片1的控制端接区,提供了连接到部分21a的端子64和连接到部分21f的端子65。
图8b和8c是沿图8a的线条B-B′和C-C′的横截面视图。在这些视图中,也分别可看到功率半导体1和续流二极管2的第二端子区1b、2b。图8d是图8a模块的顶视图。但是,图8d中示出了附接到模块120的容置盖30。容置盖30包括有开口,而功率端子41、42和43及控制端子64、65通过这些开口在容置盖30上方突出。图8e中可看到端子41、42、43、64、65的突出,该图是沿图8d线条B-B′的模块120的横截面视图。
图9示出连结分支71和将连结分支71连接到功率端子41的接线片31。分支71直接软钎焊到衬底20的顶部金属层,衬底20包括金属层21、23和设置在金属层21与23之间的陶瓷层22。
图10示出一个功率半导体装置,它包括要连接到带状线装置15的功率半导体模块100。功率半导体模块100可包括三相整流器模块。用于控制模块100的控制单元130附接到容置盖30外部。功率半导体模块100的衬底与控制单元相对设置。模块100包括插头类元件41和插头类元件42,作为模块100的端子以便其连接到具有插头类元件44、45的DC连接模块110(如图2所示)。插头类元件45和插头类元件46分别相关直线g4或直线g5设置,两条直线相关线条g1和g2均平行。
如上已经概述的一样,带状线装置15包括相互间隔的导电金属片11、12和设置在导电金属片11、12之间的绝缘层19。导电金属片11连接插头类元件42和44、导电金属片12从而电连接功率端子41和45。为便于组装和提供改进的绝缘,功率半导体模块100的容置盖30包括台阶,以便插头类元件41与插头类元件42位于不同的层。插头类元件44和插头类元件45可以如上相关功率端子41、42所述的类似方式设置。在扁平导电片11和12中提供的开口51和52与相应的插头类元件41、42、44、45一起建立了如上所述的压入接触。
模块还包括具有插头类元件43a、43b、43c的三相输出功率端子。金属片151a、151b和151c通过如上所述的压入接触,电连接到相应的三相输出功率端子43a、43b和43c。
在此类装置中,装置的电感随着通过功率半导体模块100和带状线11与12的电流上升而按比例降低。如果Imax是通过功率半导体模块100的最大电流,它可以是功率半导体模块100标称(额定)电流的两倍,则装置的电感L可能小于例如10-5Vs/Imax。电感L主要由如图4中所述作为在功率半导体模块100与电容器110之间距离l1与l2之和的距离l确定:
l=l1+l2。
μ0=4·Pi·10-7V·s/(A·m)是真空磁导率,其中,Pi=3.1415...。
图11是如参照图1和2所述电容器模块110的横截面视图。模块110包括电连接到插头类元件44的电容器电极115和连接到插头类元件45的电容器电极116,其中,电容器电极115、116交替连续设置。容置29的内部可装有介电质119,例如硅树脂或环氧树脂。另一个电容器模块110在图12中示出,其中,第一电极115和第二电极116卷绕在一起。
图13a和13b示出了功率半导体模块120,其中,图13b是沿图13a所示顶视图的线条F-F’的模块120的横截面视图。在模块120中,大致在导电片11和12中平行流动,但具有相反方向的电流I11和I12通过叠加产生了结果电流I120。
连接到相位输出端子43的导电片13中的电流I13,其基本方向大致与电流I120基本方向垂直。
图14a是功率半导体模块容置盖30一部分的透视图。大致沿直线设置的多个功率端子51延伸通过容置盖30。功率端子包括弹簧夹51,每个弹簧夹包括两个弹簧分支51a、51b。每个弹簧夹51通过使用连接片31电连接到连结分支71。图14b是容置盖30的顶视图,在图中,带状线装置的导电片11被推压,开口51被推向容置盖30,使得开口51与弹簧夹51区配。图14c是沿图14b线条G-G’的横截面视图。在开口51完全推压在弹簧夹41上后,功率半导体模块通过带状线装置的几乎整个宽度电连接到导电片,因此,减少了错流。
作为图14a-14c所示弹簧夹连接的备选,其它压入连接也适用,例如包括叉型结构、眼型结构、绞型结构(twisted structure)、栓型结构或铆钉型结构。不同于上述装置,薄型(low profile)模块也可使用,其中,功率端子设置在功率半导体模块容置的相对侧壁上。
例如,通过将尺寸大的针脚(pin)按压到钻通孔中,形成在钻通孔与连接器针脚之间的压入连接。基本特征是针脚的横截面必须大于孔的直径。这在针脚与钻通孔处形成了材料重叠,而这必须通过针脚或孔的变形形成。变形可以是弹性或非弹性的。针脚41的上侧可以是例如图4所示接线片31的一部分,或者可连接到该接线片。
图15a示出在可塑针脚41与带状线11的通孔51之间的压入连接示例。针脚41包括形成弹簧类元件的两个分路41a、41b。在插入通孔51时,分路41a、41b被弹性压缩。由于压缩原因,正如从图15b可看到的一样,张力F影响了通孔51的内侧壁,并在针脚与通孔51之间建立了紧密的连接。通孔51可选择通过眼状物11a加固。从图15c的水平横截面视图中,可以看到由于由分路41a、41b形成的弹簧类元件的弹性原因,在通孔51的内侧壁51a将不存在显著变形。
备选,可使用例如图16a所示的实心针脚,而不是可塑针脚。要在针脚41与带状线11之间形成紧密连接,实心针脚41使通孔51的侧壁51a变形,这可从图16b的水平横截面视图中看到。
虽然实现本发明的各种实施例已公开,但本领域的技术人员将明白,在不脱离本发明精神和范围的情况下,可进行将实现本发明一些优点的各种更改和修改。本领域的技术人员将明白,可适当地替代使用执行相同的功能的其它组件。对本发明概念的此类修改将涵盖在随附权利要求书内。
Claims (33)
1.一种功率半导体装置,包括:
功率半导体芯片,电连接到具有至少两个插头类元件的第一组插头类元件;以及
金属片带状线,包括接收所述第一组插头类元件的一组开口;
其中所述金属片带状线中的所述一组开口和所述第一组插头类元件建立压入连接,
其中所述第一组插头类元件中的插头类元件相互电连接。
2.如权利要求1所述的功率半导体装置,还包括具有承载所述功率半导体芯片的至少一个金属化层的衬底,其中所述第一组插头类元件安装在所述金属化层上。
3.如权利要求1所述的功率半导体装置,其中所述插头类元件包括针脚型结构、叉型结构、眼型结构、栓型结构或铆钉型结构。
4.如权利要求1所述的功率半导体装置,其中所述第一组插头类元件中的插头类元件沿直线设置。
5.如权利要求2所述的功率半导体装置,其中所述插头类元件直接接合或导电胶合到所述衬底的部分所述金属化层。
6.如权利要求2所述的功率半导体装置,其中所述插头类元件直接焊接到所述衬底的部分所述金属化层。
7.如权利要求2所述的功率半导体装置,其中所述插头类元件直接软钎焊到所述衬底的部分所述金属化层。
8.如权利要求2所述的功率半导体装置,其中所述插头类元件由在接线片一端的梳状结构形成,其中所述接线片接合或导电胶合到所述衬底的部分所述金属化层。
9.如权利要求2所述的功率半导体装置,其中所述插头类元件由在接线片一端的梳状结构形成,其中所述接线片焊接到所述衬底的部分所述金属化层。
10.如权利要求2所述的功率半导体装置,其中所述插头类元件由在接线片一端的梳状结构形成,其中所述接线片软钎焊到所述衬底的部分所述金属化层。
11.如权利要求2所述的功率半导体装置,还包括具有至少两个插头类元件的其它组插头类元件、设置在所述衬底上的至少一个其它功率半导体芯片,其中每个功率半导体芯片包括第一负载端子和第二负载端子,每个所述第一负载端子连接到所述第一组插头类元件,并且每个所述第二负载端子连接到其它组插头类元件。
12.如权利要求11所述的功率半导体装置,还包括其它金属片带状线,所述其它金属片带状线包括接收所述其它组插头类元件的其它组开口,所述其它组开口和所述其它组插头类元件建立压入连接,其中所述金属片带状线和所述其它金属片带状线平行设置。
13.如权利要求12所述的功率半导体装置,其中所述金属片带状线和所述其它金属片带状线通过绝缘片分隔。
14.如权利要求13所述的功率半导体装置,其中所述金属片带状线、所述其它金属片带状线和所述绝缘片被设置并施加有电流,使得所述金属片带状线中的相应电流以相反方向流动。
15.如权利要求14所述的功率半导体装置,其中所述金属片带状线、所述其它金属片带状线和所述绝缘片被设置,使得它们的结果电感低于单个金属片带状线每一个的电感。
16.如权利要求11所述的功率半导体装置,其中功率半导体芯片包括单个功率晶体管、晶体管半桥、三相桥或续流二极管。
17.如权利要求1所述的功率半导体装置,还包括其它电子组件,所述其它电子组件包括电连接到第三组插头类元件的第一负载端子,其中所述金属片带状线包括接收所述第三组插头类元件的第三组开口,因而在所述半导体芯片与所述其它电子组件之间建立压入连接。
18.如权利要求17所述的功率半导体装置,其中所述其它电子组件是阻塞电容器。
19.如权利要求17所述的功率半导体装置,其中所述其它电子组件是用于所述功率半导体芯片的控制电路。
20.一种功率半导体装置,包括:
半导体衬底,具有至少一个图案化金属化层;
功率半导体芯片,设置在所述金属化层上,并包括至少一个第一负载端子和至少一个第二负载端子,所述第一负载端子连接到第一组插头类元件,所述第二负载端子连接到第二组插头类元件;
其它电子组件,具有至少一个第一负载端子和至少一个第二负载端子,所述第一负载端子连接到第三组插头类元件,所述第二负载端子连接到第四组插头类元件;
第一金属片带状线,包括接收所述第一组插头类元件的第一组开口和接收所述第三组插头类元件的第三组开口;
第二金属片带状线,包括接收所述第二组插头类元件的第二组开口和接收所述第四组插头类元件的第四组开口;其中
所述金属片带状线中的所述开口和所述插头类元件建立压入连接;以及
所述金属片带状线平行设置并施加有电流,使得所述金属片带状线中的相应电流以相反方向流动,
其中所述第一组插头类元件相互电连接。
21.如权利要求20所述的功率半导体装置,其中所述其它电子组件是阻塞电容器。
22.如权利要求20所述的功率半导体装置,其中所述其它电子组件包括承载至少一个其它半导体芯片的其它衬底,所述其它半导体芯片包括分别连接到所述第三组插头类元件和所述第四组插头类元件的第一负载端子和第二负载端子。
23.如权利要求20所述的功率半导体装置,其中所述插头类元件包括针脚型结构、叉型结构、眼型结构、栓型结构或铆钉型结构。
24.如权利要求20所述的功率半导体装置,其中所述插头类元件接合或导电胶合到所述衬底的部分所述金属化层。
25.如权利要求20所述的功率半导体装置,其中所述插头类元件焊接到所述衬底的部分所述金属化层。
26.如权利要求20所述的功率半导体装置,其中所述插头类元件软钎焊到所述衬底的部分所述金属化层。
27.如权利要求20所述的功率半导体装置,其中所述插头类元件由在一端包括梳状结构的接线片形成,其中所述接线片接合或导电胶合到所述衬底的部分所述金属化层。
28.如权利要求20所述的功率半导体装置,其中所述插头类元件由在一端包括梳状结构的接线片形成,其中所述接线片焊接到所述衬底的部分所述金属化层。
29.如权利要求20所述的功率半导体装置,其中所述插头类元件由在一端包括梳状结构的接线片形成,其中所述接线片软钎焊到所述衬底的部分所述金属化层。
30.如权利要求20所述的功率半导体装置,包括至少一个其它功率半导体芯片,所述其它功率半导体芯片设置在所述金属化层上并包括至少一个第一负载端子和至少一个第二负载端子,所述第一负载端子连接到所述第一组插头类元件,所述第二负载端子连接到所述第二组插头类元件;其中
设置在所述金属化层上的所述功率半导体芯片设置在至少一个直线行上,每个所述至少一个直线行在第一方向上延伸;
所述其它电子组件设置在垂直于所述第一方向的第二方向上;
所述第一金属片带状线和所述第二金属片带状线以所述第二方向在所述功率半导体模块的区域内扩展,并且平行于所述功率半导体芯片的所述行延伸。
31.如权利要求20所述的功率半导体装置,其中所述金属片带状线由绝缘体分隔。
32.一种组装功率半导体装置的方法,包括:
提供电连接到功率半导体芯片的一组插头类元件;
提供金属片带状线,所述金属片带状线包括配置为接收所述一组插头类元件的一组开口;
定位所述金属片带状线,使得所述开口与所述插头类元件对齐;
将所述金属片带状线压到所述插头类元件上,使得所述插头类元件穿入所述开口中,因而建立压入连接,
其中所述一组插头类元件相互电连接。
33.如权利要求32所述的方法,包括:
提供包括图案化金属化层的衬底;
将所述功率半导体芯片和所述一组插头类元件安装到所述金属化层上,以提供电连接到功率半导体芯片的一组插头类元件。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/862677 | 2007-09-27 | ||
US11/862,677 US7791208B2 (en) | 2007-09-27 | 2007-09-27 | Power semiconductor arrangement |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101399262A CN101399262A (zh) | 2009-04-01 |
CN101399262B true CN101399262B (zh) | 2012-10-03 |
Family
ID=40507274
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2008102138951A Active CN101399262B (zh) | 2007-09-27 | 2008-09-11 | 功率半导体装置及其组装方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US7791208B2 (zh) |
CN (1) | CN101399262B (zh) |
DE (1) | DE102008049193B4 (zh) |
Families Citing this family (61)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102009026479B4 (de) | 2009-05-26 | 2016-12-29 | Infineon Technologies Ag | Leistungshalbleitermodul mit verringerter Oszillationsneigung |
CN109166833B (zh) * | 2010-01-15 | 2022-04-08 | 三菱电机株式会社 | 电力用半导体模块 |
DE102010002627B4 (de) | 2010-03-05 | 2023-10-05 | Infineon Technologies Ag | Niederinduktive Leistungshalbleiterbaugruppen |
US8992267B2 (en) | 2010-12-28 | 2015-03-31 | Infineon Technologies Ag | Connecting system for electrically connecting electronic devices and method for connecting an electrically conductive first connector and an electrically conductive second connector |
DE102011013277A1 (de) * | 2011-03-07 | 2012-09-13 | Schott Ag | Gehäuse für Hochleistungsleuchtdioden - "2-Lagen-System" |
DE102011075921B8 (de) * | 2011-05-16 | 2014-08-07 | Infineon Technologies Ag | Mittels Klemmkeil und Gegenkeil elektrisch anschließbares Leistungshalbleitermodul und Leistungshalbleitermodulsystem mit einem solchen Leistungshalbleitermodul |
US8405206B1 (en) | 2011-09-30 | 2013-03-26 | Infineon Technologies Ag | Low-inductive semiconductor module |
US8487407B2 (en) | 2011-10-13 | 2013-07-16 | Infineon Technologies Ag | Low impedance gate control method and apparatus |
US8637964B2 (en) * | 2011-10-26 | 2014-01-28 | Infineon Technologies Ag | Low stray inductance power module |
CN102394235A (zh) * | 2011-11-15 | 2012-03-28 | 株洲南车时代电气股份有限公司 | 一种绝缘栅双极晶体管模块及其制作方法 |
US8648643B2 (en) | 2012-02-24 | 2014-02-11 | Transphorm Inc. | Semiconductor power modules and devices |
JP5906313B2 (ja) * | 2012-05-31 | 2016-04-20 | 東芝三菱電機産業システム株式会社 | 電力変換装置 |
DE102012014407A1 (de) | 2012-07-19 | 2014-01-23 | Wabco Gmbh | Vorrichtung zur Erfassung und Verarbeitung von Sensormesswerten und/oder zur Steuerung von Aktuatoren |
TWI456379B (zh) * | 2012-07-23 | 2014-10-11 | Chicony Power Tech Co Ltd | 電源系統及其組合式電源裝置 |
DE102013104522B3 (de) * | 2013-05-03 | 2014-06-26 | Semikron Elektronik Gmbh & Co. Kg | Leistungshalbleitermodul mit Subeinheiten und Anordnung hiermit |
JP6171586B2 (ja) * | 2013-06-04 | 2017-08-02 | 富士電機株式会社 | 半導体装置 |
US9077335B2 (en) * | 2013-10-29 | 2015-07-07 | Hrl Laboratories, Llc | Reduction of the inductance of power loop and gate loop in a half-bridge converter with vertical current loops |
DE102014107271B4 (de) * | 2014-05-23 | 2019-11-07 | Infineon Technologies Ag | Halbleitermodul |
EP3166144B1 (en) | 2014-07-03 | 2019-08-07 | Nissan Motor Co., Ltd | Half-bridge power semiconductor module and manufacturing method therefor |
DE102014109385A1 (de) * | 2014-07-04 | 2016-01-07 | Karlsruher Institut für Technologie | Elektronische Bauteilanordnung |
US9590494B1 (en) | 2014-07-17 | 2017-03-07 | Transphorm Inc. | Bridgeless power factor correction circuits |
CN106133908B (zh) * | 2014-10-10 | 2018-12-25 | 富士电机株式会社 | 半导体装置及汇流条 |
US10756057B2 (en) * | 2014-11-28 | 2020-08-25 | Nissan Motor Co., Ltd. | Half-bridge power semiconductor module and method of manufacturing same |
US9355950B1 (en) * | 2015-01-08 | 2016-05-31 | Infineon Technologies Ag | Power semiconductor module having low gate drive inductance flexible board connection |
DE102015101086B4 (de) * | 2015-01-26 | 2018-04-12 | Infineon Technologies Ag | Leistungshalbleitermodulanordnung |
WO2016129097A1 (ja) * | 2015-02-13 | 2016-08-18 | 株式会社日産アーク | ハーフブリッジパワー半導体モジュール及びその製造方法 |
WO2016149146A1 (en) | 2015-03-13 | 2016-09-22 | Transphorm, Inc. | Paralleling of switching devices for high power circuits |
EP3298626B1 (en) * | 2015-05-22 | 2019-07-03 | ABB Schweiz AG | Power semiconductor module |
DE102015115271B4 (de) | 2015-09-10 | 2021-07-15 | Infineon Technologies Ag | Elektronikbaugruppe mit entstörkondensatoren und verfahren zum betrieb der elektronikbaugruppe |
EP3298629A4 (en) | 2015-10-09 | 2019-01-09 | HRL Laboratories, LLC | GAN MONOLITHIC INTEGRATED AREA CONVERTER ON SAPPHIRE |
EP3246945B1 (en) | 2016-05-19 | 2018-10-03 | ABB Schweiz AG | Power module with low stray inductance |
CN115064526A (zh) | 2016-06-01 | 2022-09-16 | 罗姆股份有限公司 | 半导体功率模块 |
JP2018022757A (ja) * | 2016-08-03 | 2018-02-08 | 富士電機株式会社 | 半導体モジュール |
CN107818971B (zh) * | 2016-09-14 | 2019-11-05 | 台达电子企业管理(上海)有限公司 | 功率转换模块 |
US10021802B2 (en) * | 2016-09-19 | 2018-07-10 | General Electric Company | Electronic module assembly having low loop inductance |
US10008411B2 (en) | 2016-12-15 | 2018-06-26 | Infineon Technologies Ag | Parallel plate waveguide for power circuits |
US10410952B2 (en) | 2016-12-15 | 2019-09-10 | Infineon Technologies Ag | Power semiconductor packages having a substrate with two or more metal layers and one or more polymer-based insulating layers for separating the metal layers |
US10312167B2 (en) | 2017-02-15 | 2019-06-04 | Infineon Technologies Ag | Semiconductor package, assembly and module arrangements for measuring gate-to-emitter/source voltage |
US10840819B2 (en) | 2017-04-14 | 2020-11-17 | Panasonic intellectual property Management co., Ltd | Electric power conversion device |
US10319648B2 (en) | 2017-04-17 | 2019-06-11 | Transphorm Inc. | Conditions for burn-in of high power semiconductors |
EP3392908B1 (de) * | 2017-04-20 | 2019-07-24 | Infineon Technologies AG | Leistungshalbleiteranordnung mit einem stapel von eine verbesserte geometrie aufweisenden anschlussplatten zur gemeinsamen elektrischen kontaktierungen mehrerer, gleichartiger leistungshalbleiter-schaltelemente |
JP7162013B2 (ja) | 2017-05-02 | 2022-10-27 | ヒタチ・エナジー・スウィツァーランド・アクチェンゲゼルシャフト | Dc端子の同軸配列を有するハーフブリッジモジュール |
RU2656302C1 (ru) * | 2017-06-26 | 2018-06-04 | Общество с ограниченной ответственностью "ЧЭАЗ-ЭЛПРИ" | Подмодуль полумостовой силового полупроводникового модуля |
RU2677253C2 (ru) * | 2017-06-26 | 2019-01-16 | Общество с ограниченной ответственностью "ЧЭАЗ-ЭЛПРИ" | Подмодуль полумостовой силового полупроводникового модуля |
CN109428498B (zh) * | 2017-08-31 | 2020-05-15 | 台达电子企业管理(上海)有限公司 | 组件结构、功率模块及功率模块组装结构 |
US10720378B2 (en) * | 2017-08-31 | 2020-07-21 | Delta Electronics (Shanghai) Co., Ltd | Component structure, power module and power module assembly structure |
DE102018103316B4 (de) * | 2018-02-14 | 2021-02-18 | Semikron Elektronik Gmbh & Co. Kg | Leistungshalbleitereinrichtung |
DE102018202484A1 (de) * | 2018-02-19 | 2019-08-22 | Zf Friedrichshafen Ag | Leistungselektronikanordnung |
DE102018218961A1 (de) | 2018-11-07 | 2020-05-07 | Robert Bosch Gmbh | Schaltungsanordnung zur Ansteuerung einer elektrischen Maschine |
DE102019202777A1 (de) * | 2018-12-18 | 2020-06-18 | Robert Bosch Gmbh | Niederinduktive Verbindungsvorrichtung |
RU2706337C1 (ru) * | 2018-12-19 | 2019-11-18 | Федеральное государственное бюджетное образовательное учреждение высшего образования "Московский автомобильно-дорожный государственный технический университет (МАДИ)" | Преобразователь напряжения с охлаждаемой батареей конденсаторов |
DE102019210902A1 (de) * | 2019-07-23 | 2021-01-28 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Verbindungsmethode für leistungsmodule mit einer zwischenkreisverschienung |
DE102019220010A1 (de) | 2019-12-18 | 2021-06-24 | Zf Friedrichshafen Ag | Halbbrückenmodul eines Traktionsinverters einer Leistungselektronik eines Elektrofahrzeugs oder Hybridfahrzeugs |
JP7467913B2 (ja) | 2019-12-27 | 2024-04-16 | 富士電機株式会社 | 半導体装置 |
CN111211114A (zh) * | 2020-03-01 | 2020-05-29 | 深圳市奕通功率电子有限公司 | 一种快速功率模块及功率模组 |
DE102021204184A1 (de) | 2021-04-27 | 2022-10-27 | Robert Bosch Gesellschaft mit beschränkter Haftung | Phasen-Modul für einen Inverter mit verbesserter Testbarkeit, Inverter mit diesem Phasen-Modul sowie Herstellungsverfahren eines solchen Phasen-Moduls |
CN113707643A (zh) * | 2021-08-30 | 2021-11-26 | 中国振华集团永光电子有限公司(国营第八七三厂) | 一种高集成高可靠igbt功率模块及其制造方法 |
DE102021210938A1 (de) * | 2021-09-30 | 2023-03-30 | Zf Friedrichshafen Ag | Inverter mit optimiertem elektromagnetischem Verhalten |
DE102022200622B4 (de) * | 2022-01-20 | 2023-09-07 | Magna powertrain gmbh & co kg | Leistungselektronik |
DE102022209559A1 (de) | 2022-09-13 | 2024-02-15 | Zf Friedrichshafen Ag | Halbbrückenmodul |
CN118039508B (zh) * | 2024-04-12 | 2024-06-14 | 无锡利普思半导体有限公司 | 功率模块内部连接工艺 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3590328A (en) * | 1969-10-29 | 1971-06-29 | Hewlett Packard Co | Module assembly and method of making same |
US4907068A (en) | 1987-01-21 | 1990-03-06 | Siemens Aktiengesellschaft | Semiconductor arrangement having at least one semiconductor body |
US5296735A (en) * | 1991-01-21 | 1994-03-22 | Mitsubishi Denki Kabushiki Kaisha | Power semiconductor module with multiple shielding layers |
EP0584668B1 (de) | 1992-08-26 | 1996-12-18 | eupec Europäische Gesellschaft für Leistungshalbleiter mbH & Co. KG | Leistungshalbleiter-Modul |
US5541453A (en) * | 1995-04-14 | 1996-07-30 | Abb Semiconductors, Ltd. | Power semiconductor module |
US6359331B1 (en) * | 1997-12-23 | 2002-03-19 | Ford Global Technologies, Inc. | High power switching module |
DE19927285C2 (de) | 1999-06-15 | 2003-05-22 | Eupec Gmbh & Co Kg | Niederinduktives Halbleiterbauelement |
DE10103472A1 (de) | 2001-01-26 | 2002-08-22 | Eupec Gmbh & Co Kg | Halbleitermodul |
DE10331574A1 (de) * | 2003-07-11 | 2005-02-17 | eupec Europäische Gesellschaft für Leistungshalbleiter mbH | Leistungshalbleitermodul |
DE10352671A1 (de) * | 2003-11-11 | 2005-06-23 | eupec Europäische Gesellschaft für Leistungshalbleiter mbH | Leistungsmodul |
DE102004027185B4 (de) * | 2004-06-03 | 2008-08-28 | Infineon Technologies Ag | Niederinduktives Halbleiterbauelement mit Halbbrückenkonfiguration |
DE102004046806B4 (de) | 2004-09-27 | 2009-07-09 | Infineon Technologies Ag | Leistungshalbleitermodul |
DE102006025453B4 (de) * | 2006-05-31 | 2009-12-24 | Infineon Technologies Ag | Halbleiterschaltungsanordnung |
-
2007
- 2007-09-27 US US11/862,677 patent/US7791208B2/en active Active
-
2008
- 2008-09-11 CN CN2008102138951A patent/CN101399262B/zh active Active
- 2008-09-26 DE DE102008049193.4A patent/DE102008049193B4/de active Active
Also Published As
Publication number | Publication date |
---|---|
US20090085219A1 (en) | 2009-04-02 |
US7791208B2 (en) | 2010-09-07 |
DE102008049193B4 (de) | 2014-09-25 |
CN101399262A (zh) | 2009-04-01 |
DE102008049193A1 (de) | 2011-01-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101399262B (zh) | 功率半导体装置及其组装方法 | |
CN103021967B (zh) | 具有集成的厚膜印制电路板的功率半导体模块 | |
US7494389B1 (en) | Press-fit-connection | |
US6793502B2 (en) | Press (non-soldered) contacts for high current electrical connections in power modules | |
CN100539137C (zh) | 用作h-桥电路的功率半导体模块及其制造方法 | |
CN103051312B (zh) | 低阻抗栅极控制方法和设备 | |
CN101527302A (zh) | 电力变换器设备 | |
CN105742278A (zh) | 半导体装置 | |
EP1986234A3 (en) | Power semiconductor module for inverter circuit system | |
CN109428498B (zh) | 组件结构、功率模块及功率模块组装结构 | |
CN1674279A (zh) | 半导体器件 | |
CN101527524A (zh) | 电力变换器设备 | |
CN108231706B (zh) | 一种功率半导体器件封装结构及封装方法 | |
JP2004311685A (ja) | 電力用半導体装置 | |
CN101527303A (zh) | 功率变换器 | |
EP1722413B1 (en) | Terminal connection structure for semiconductor device | |
CN105643153B (zh) | 晶体管引线的熔焊和钎焊 | |
CN106972001A (zh) | 半导体模块以及半导体装置 | |
CN103795272A (zh) | 一种三相整流桥功率模块 | |
CN220233181U (zh) | 一种功率模块 | |
CN102013422B (zh) | 绝缘栅双极型功率管模块 | |
CN109887899A (zh) | 多路供电布局布线的功率模块及功率模组 | |
US20050121760A1 (en) | Semiconductor module | |
CN115911012A (zh) | 一种igbt模块 | |
CN115425007A (zh) | 一种芯片连接件及功率模块 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant |