CN101385402B - 卡片型存储媒介物及其制造方法 - Google Patents

卡片型存储媒介物及其制造方法 Download PDF

Info

Publication number
CN101385402B
CN101385402B CN2007800052184A CN200780005218A CN101385402B CN 101385402 B CN101385402 B CN 101385402B CN 2007800052184 A CN2007800052184 A CN 2007800052184A CN 200780005218 A CN200780005218 A CN 200780005218A CN 101385402 B CN101385402 B CN 101385402B
Authority
CN
China
Prior art keywords
wiring substrate
electronic unit
projections
chip
card
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2007800052184A
Other languages
English (en)
Other versions
CN101385402A (zh
Inventor
西川英信
光明寺大道
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Publication of CN101385402A publication Critical patent/CN101385402A/zh
Application granted granted Critical
Publication of CN101385402B publication Critical patent/CN101385402B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/321—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07749—Constructional details, e.g. mounting of circuits in the carrier the record carrier being capable of non-contact communication, e.g. constructional details of the antenna of a non-contact smart card
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05568—Disposition the whole external layer protruding from the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05573—Single external layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/11001—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/11001—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
    • H01L2224/11003—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate for holding or transferring the bump preform
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
    • H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/118—Post-treatment of the bump connector
    • H01L2224/1182—Applying permanent coating, e.g. in-situ coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/2902—Disposition
    • H01L2224/29034—Disposition the layer connector covering only portions of the surface to be connected
    • H01L2224/29036—Disposition the layer connector covering only portions of the surface to be connected covering only the central area of the surface to be connected
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199—Material of the matrix
    • H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/90—Methods for connecting semiconductor or solid state bodies using means for bonding not being attached to, or not being formed on, the body surface to be connected, e.g. pressure contacts using springs or clips
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49855—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers for flat-cards, e.g. credit cards
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/90—Methods for connecting semiconductor or solid state bodies using means for bonding not being attached to, or not being formed on, the body surface to be connected, e.g. pressure contacts using springs or clips
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00013—Fully indexed content
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/189—Printed circuits structurally associated with non-printed electric components characterised by the use of a flexible or folded printed circuit
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10674—Flip chip
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10954—Other details of electrical connections
    • H05K2201/10977—Encapsulated connections
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10954—Other details of electrical connections
    • H05K2201/10984—Component carrying a connection agent, e.g. solder, adhesive
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/303—Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
    • H05K3/305—Affixing by adhesive
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49146—Assembling to base an electrical component, e.g., capacitor, etc. with encapsulating, e.g., potting, etc.

Abstract

本发明包括：只对电子部件的多个凸块赋予含导电性粒子的各向异性导电性树脂的步骤；通过各向异性导电性树脂在柔性的配线基板的主面上配置电子部件的步骤；以及将电子部件按压在配线基板上、使赋予于多个凸块的各向异性导电性树脂固化，将多个凸块接合于配线基板的电极的步骤。由此，可以防止电子部件的安装不良。

Description

卡片型存储媒介物及其制造方法
技术领域
本发明涉及在柔性配线基板上安装有电子部件后形成的电路基板及电路基板的制造方法。 
背景技术
以往以来，作为在配线基板上安装电子部件、制造电路基板的方法之一，提出了在电子部件的电极上设置凸块(bump，凸点)、将凸块和配线基板上的电极接合的方法。例如，提出了下述方法：用冲压(stamping)法等将导电性粘接剂转印于半导体芯片的电连接接点(凸块)上，将半导体芯片按压在电路基板上、同时加热导电性粘接剂并使之固化(例如，参考专利文献1)。 
另一方面，近几年，IC卡(Integrated Circuit Card)逐渐普及，成为取代磁卡的卡片型存储媒介物。作为在IC卡用的基板上安装裸芯片的方法，提出了将具有金凸块的裸芯片通过银膏剂、各向异性导电性膜进行倒装安装的方法(例如，参考专利文献2)。并且还提出了将电子部件的突起电极(凸块)的顶端咬入安装于IC卡用的基板的电极，用热塑性树脂密封基板上的电子部件的技术(例如，参考专利文献3)。 
但是，根据专利文献1，随着安装的电子部件小型化，凸块间的距离逐渐变短。因此，如果通过像银膏剂这样填充物含有率高的导电性粘接剂安装电子部件，则导电性粘接剂会扩展到凸块间，从而导致可能会出现电极间短路等安装不良的现象。还有，如果安装中采用非导电性树脂膏剂，就只能在一定限度内提高凸块与电极间电连接的可靠性。 
专利文献2、3中的IC卡，为了薄型化和降低成本，一般使用PET(聚 对苯二甲酸乙二醇酯)制的配线基板。但是，PET制的配线基板可挠(弯曲)性强，在将电子部件安装于配线基板时，按压凸块的区域附近的配线基板会弯曲变形。因此，在电子部件的边缘附近、凸块间的中央附近，电子部件的下面和配线基板的上面会接近。此时，在例如电子部件和配线基板之间的电连接使用了各向异性导电性树脂的情况下，在电子部件和配线基板接近的部位，各向异性导电性树脂中含有的导电性粒子被夹在电子部件与配线基板之间。结果，电子部件与配线基板电连接，从而产生电子部件安装不良等问题。 
专利文献1：日本特公平7-50726号公报 
专利文献2：日本特开平11-175682号公报 
专利文献3：日本特开2005-111928号公报 
发明内容
本发明的电路基板的制造方法，包括：a)只对电子部件的多个凸块赋予含导电性粒子的各向异性导电性树脂的步骤；b)通过各向异性导电性树脂在柔性的配线基板的主面上配置电子部件的步骤；c)以及将电子部件按压在配线基板上、使赋予于多个凸块的各向异性导电性树脂固化，将多个凸块接合于配线基板的配线的步骤。 
通过这个方法，由于只对多个凸块赋予各向异性导电性树脂，所以能够制作出防止电子部件安装不良的电路基板。 
本发明的电路基板，具备：柔性的配线基板，通过多个凸块安装在配线基板的主面上的电子部件，由含导电性粒子的各向异性导电性树脂形成、分别地覆盖多个凸块的第一树脂层，和固定电子部件和配线基板的第二树脂层。 
通过这个构成，将电子部件牢固地固定在配线基板上，能够实现连接可靠性强的电路基板。 
附图说明
图1是本发明实施形态所涉及的电路基板的构成的俯视图。 
图2是表示本发明实施形态所涉及的电路基板的从图1中2-2线位置处切断的一部分的剖视图。 
图3是表示本发明实施形态所涉及的电路基板的制造程序的流程图。 
图4A是说明本发明实施形态所涉及的电路基板的制造方法的局部剖视图。 
图4B是说明本发明实施形态所涉及的电路基板的制造方法的局部剖视图。 
图4C是说明本发明实施形态所涉及的电路基板的制造方法的局部剖视图。 
图4D是说明本发明实施形态所涉及的电路基板的制造方法的局部剖视图。 
符号说明 
1电路基板 
2配线基板 
3IC芯片(电子部件) 
4第一树脂层 
4a，40各向异性导电性树脂 
5第二树脂层 
5a粘接剂 
21上面 
22天线 
23，32电极 
31芯片本体 
33凸块 
42部材 
91芯片保持部 
92按压工具 
311下面 
331突起部 
具体实施方式
(实施形态) 
图1是表示本发明实施形态所涉及的电路基板1的构成的俯视图。图2是表示从图1的2-2线处切断电路基板1的一部分的剖视图。 
如图1和图2所示，电路基板1，例如是IC卡(Integrated Circuit Card)用的入口。电路基板1，具备例如由PET等形成的柔性配线基板2、安装在该配线基板2的一个主面(图2中的上侧主面，以下记为“上面”)21上的例如IC芯片等电子部件(以下记为“IC芯片”)3、以及接收发送信息和电力的天线22。此时，一般情况下，如图2所示，配线基板2在与IC芯片3接合的接合部附近呈弯曲状态地安装。另外，图2的显示强调了这个弯曲。在此，图1和图2所示的IC芯片3，例如是存储产品履历和管理数据等规定信息的存储元件，例如是FeRAM(Ferroelectric Random AccessMemory)混载的LSI(Large Scale Integration)等。 
还有，IC芯片3的芯片本体31，俯视观察大略呈矩形，具有多个凸块33，该凸块33设置在芯片本体31的与配线基板2相对的面(以下记为“下面”)311的电极32上。而且，IC芯片3夹着凸块33安装在配线基板2的上面21上。另外，如图2所示，凸块33是在顶端部有突起部331的例如图钉型的球凸块(ball bump)(即所谓钉头(stud)凸块)。 
如图1所示，沿配线基板2外周形成线圈状的无限通信用的天线22，通过两个电极23与IC芯片3电连接，读取IC芯片3中存储的信息，所述两个电极23形成于配线基板2的上面21上、是构成天线22的配线的一部分。另外，在电路基板1中，位于图1中左侧的两个凸块33分别与配线基板2上的两个电极23电连接。位于图1中右侧的凸块33，是为了稳定地安装IC芯片3的例如虚设凸块，这种情况下，不与配线基板2电连接。 
如图1和图2所示，电路基板1，在比IC芯片3的芯片本体31的边 缘更靠内侧处具有分别(单个、个别)地覆盖多个凸块33的多个第一树脂层4。另外，第一树脂层4由例如含有微小导电性粒子的各向异性导电性树脂等形成。 
并且，如图1所示，电路基板1，至少在配线基板2的上面21和IC芯片3的下面311之间，具有覆盖多个第一树脂层4并将IC芯片3粘接于配线基板2的第二树脂层5。另外，第二树脂层5由例如为非导电性树脂的粘接剂等形成。在图1中，为了容易理解，没有图示第二树脂层5。 
在这里，配线基板2的厚度最好在5μm以上50μm以下，在本实施形态中大约为12.5μm。并且，IC芯片3的厚度例如约为50μm，凸块33的高度约为25μm。另外，如果配线基板2的厚度不到5μm，则会使处理操作困难，如果超过50μm，则难以实现薄型化且具有柔性的电路基板。 
以下，通过图3说明本发明实施形态所涉及的回路基板1的制造方法。图3是表示本发明实施形态所涉及的回路基板1的制造程序的流程图，从图4A到图4D是说明电路基板1的制造方法的局部剖视图。另外，从图4A到图4D是在图1的2-2线位置处切断的局部剖视图。 
首先，如图4A所示，通过安装装置(没有图示)的芯片保持部91保持IC芯片3，至少让IC芯片3的多个凸块33顶端部的突起部331，与形成于具有规定平滑面的部材42上的层状各向异性导电性树脂40接触。然后，向上抬起IC芯片3，使凸块33离开层状各向异性导电性树脂40。由此，如图4B所示，含有微小导电性粒子的各向异性导电性树脂4a，至少被赋予(转印)于凸块33顶端部的突起部331上(步骤S11)。 
接着，如图4B所示，在配线基板2的上面21上，在预定安装IC芯片3的区域(至少是与IC芯片的下面相对的区域)中的、除预定接合凸块33的区域(多个电极23)以外的区域的部分区域，赋予比如非导电性树脂膏剂等粘接剂5a(步骤S12)。然后，让芯片保持部91向配线基板2的上方相对移动，调整IC芯片3相对于配线基板2的位置(步骤S13)。由此，虚设凸块以外的两个凸块33分别与作为配线基板2配线的一部分的两个电极23相对。 
然后，如图4C所示，使IC芯片3与芯片保持部91一起下降，隔着赋予在凸块33顶端部的突起部331上的各向异性导电性树脂4a，将IC芯片3配置在配线基板2的上面21上。此时，由于芯片本体31的自重，粘接剂5a在芯片本体31的下面311上向四周展开，并填充在IC芯片3和配线基板2之间(步骤S14)。 
接着，如图4D所示，解除芯片保持部91对IC芯片3的保持，通过按压工具92将IC芯片3按压在配线基板2的上面21上。由此，至少IC芯片3的凸块33的突起部331和配线基板2的电极23被压接从而连接。此时，配线基板2由于受到IC芯片3的压力而弯曲，配线基板2的在凸块33附近的部分例如向下侧变形。而且，电路基板2的与凸块33稍隔一段距离的周围部分，例如向上侧变形，接近IC芯片3的下面311。尤其，在IC芯片3的芯片本体31的边缘附近和凸块33间的中央附近(连接相邻两个凸块33的直线的中央附近)，配线基板2和IC芯片3接近。 
还有，在配线基板2上，由于IC芯片3的按压，各向异性导电性树脂4a向凸块33的周围展开，并且粘接剂5a也进一步展开。另外，在步骤S11中，赋予于凸块33顶端部的突起部331的各向异性导电性树脂4a的量比较少。因此，被凸块33挤压而展开的各向异性导电性树脂4a不会扩展到IC芯片3的芯片本体31的边缘的外侧，而是停留在芯片本体31与配线基板2之间的凸块33附近。由此，在凸块33和电极23之间，凸块33和电极23通过压接而被连接、并且由于各向异性导电性树脂4a内的导电性粒子被压碎从而被可靠地电连接。 
此时，在IC芯片3按压配线基板2的同时，借助设置于按压工具92的加热器(没有图示)，在IC芯片3按压在配线基板2的状态下通过按压工具92加热。于是，赋予于IC芯片3的多个凸块33的各向异性导电性树脂4a由于受热而固化。由此，如图2所示，在IC芯片3的边缘的内侧处形成了分别地覆盖多个凸块33的多个第一树脂层4。 
于是，通过IC芯片3的按压以及加热，IC芯片3隔着凸块33与配线基板2的天线22(参照图1)的电极23电连接，并且IC芯片3接合并安 装在配线基板2上。此时，粘接剂5a也由于受热而固化，形成密封IC芯片3与配线基板2之间的空间的第二树脂层5，IC芯片3牢固地固定在配线基板2上(步骤S15)。如上所述，将IC芯片3安装在配线基板2上，制作出电路基板1。 
然后，通过例如由聚碳酸酯形成的覆盖片等覆盖电路基板1两侧的主面，制作IC卡。另外，此时，IC卡的厚度，例如大约为0.76mm。 
如上所述，本实施形态的电路基板1，至少在IC芯片3的凸块33顶端部的突起部331上赋予少量各向异性导电性树脂4a。由此，能够防止在安装IC芯片3时各向异性导电性树脂4a含有的导电性粒子扩散到IC芯片3的芯片本体31的边缘的外侧、凸块33之间的中央附近。即，可以选择性地让导电性粒子只存在于凸块33与配线基板2的接合部以及接合部的附近。而且，在本实施形态的电路基板1中，可以防止导电性粒子到达配线基板2的上面21与IC芯片3的下面311之间的距离小的部位。结果，防止在该部位处配线基板2与芯片本体31导通、以及凸块33之间导通，从而能够防止IC芯片3出现短路等安装不良，实现连接等的可靠性强的电路基板1。 
还有，按照本实施形态的电路基板1的制造方法，通过赋予于多个凸块33的各向异性导电性树脂4a，在IC芯片3的边缘的内侧形成分别地覆盖多个凸块33的多个第一树脂层4。由此防止各向异性导电性树脂4a到达IC芯片3的边缘、凸块33之间的中央。结果，可以更可靠防止导电性粒子到达该部位，进一步可靠防止发生IC芯片3的安装不良。因此，本实施形态的电路基板1的制造方法适合于，例如在厚度5μm以上50μm以下的薄且容易弯曲的配线基板2上安装IC芯片3等电子部件。 
另外，在本实施形态中，让IC芯片3的凸块33与层状各向异性导电性树脂40接触，能够容易地向凸块33的突起部331赋予各向异性导电性树脂4a，因此可以提高电路基板1的生产率。同时，由于以顶端部有突起部331的钉头凸块形成IC芯片3的凸块33，从而可以通过凸块33顶端部的凹凸可靠且以密封凸块33所需的量地附着并保持各向异性导电性树脂 4a。 
还有，在本实施形态中，用第二树脂层5将IC芯片3牢固固定在配线基板2上，并且密封芯片本体31与配线基板2之间的空间，从而更加可靠防止IC芯片3的安装不良，能够更进一步提高电路基板1的可靠性。 
另外，本实施形态的电路基板，尤其是，在IC芯片3的芯片本体31上，没有必要例如通过形成绝缘性膜等来进行导通防止处理，因此可以防止由此造成的对IC卡通信特性的影响。所以，尤其适用于使用带天线的配线基板的IC标签的入口等的电路基板等。 
以上对本发明实施形态进行了说明，但本发明不仅限于上述实施形态，还能够进行如下述所示的各种变更。 
即，在上述实施形态中，说明了让IC芯片3的凸块33与层状各向异性导电性树脂40接触，对其顶端部的突起部331赋予各向异性导电性树脂4a的例子，不过不仅限于此。例如，也可以用分配器等按顺序向各凸块33的顶端部赋予各向异性导电性树脂4a。 
还有，在上述实施形态中，说明了向配线基板2的除电极23以外的一部分区域赋予粘接剂5a的例子，不过不仅限于此。例如，也可以在配线基板2的上面21上的安装IC芯片3的区域内，以围绕预定接合多个凸块33的多个区域的周围的方式赋予粘接剂5a。此时，最好在形成于周围的全周的粘接剂5a的一部分中，为了排气而设置未赋予粘接剂的部分。 
在上述实施形态中，以IC卡的入口为例进行了说明，不过不仅限于此。例如，也可以适用于IC标签等的入口的制造，也可以适用于利用COF(chip on film)法的显示器等的驱动IC的安装。 
在上述实施形态中，作为安装在配线基板2上的电子部件3，以存储元件等的IC芯片3为例进行了说明，不过不仅限于此。例如，还可以是像芯片尺寸封装(CSP)那样具有凸块的模塑型(mold type)IC芯片、属于受动元部件的片状部件，安装的电子部件也可以是多个。 
在上述实施形态中，以PET材质的配线基板2为例进行了说明，不过不仅限于此。例如，也可以是由PEEK(聚醚醚酮)、聚酰亚胺等形成的柔 性基板。 
产业利用的可能性 
本发明能够利用在作为IC卡和IC标签的入口等使用的电路基板、或其他各种电路基板上。 

Claims (9)

1.一种卡片型存储媒介物的制造方法，其特征在于，包括：
a)只对电子部件的多个凸块赋予含导电性粒子的各向异性导电性树脂的步骤；
b)通过所述各向异性导电性树脂在柔性的配线基板的主面上配置所述电子部件的步骤；以及
c)将所述电子部件按压在所述配线基板上、使所述多个凸块之间的所述配线基板向所述电子部件侧变形从而接近，使赋予于所述多个凸块的所述各向异性导电性树脂固化，将所述多个凸块接合于所述配线基板的配线的步骤；
所述配线基板由聚对苯二甲酸乙二醇酯、聚醚醚酮和聚酰亚胺中的任一方形成，厚度为5μm～50μm。
2.如权利要求1所述的卡片型存储媒介物的制造方法，其特征在于，在所述c)步骤中，通过使所述各向异性导电性树脂固化，在所述电子部件的边缘的内侧形成分别地覆盖所述多个凸块的第一树脂层。
3.如权利要求1所述的卡片型存储媒介物的制造方法，其特征在于，所述a)步骤中的所述各向异性导电性树脂的赋予，通过仅使所述电子部件的所述多个凸块与层状各向异性导电性树脂接触来进行。
4.如权利要求1所述的卡片型存储媒介物的制造方法，其特征在于，还包括：
在所述b)步骤前，在所述配线基板上的预定安装所述电子部件的区域中的、除预定接合所述多个凸块的区域以外的一部分区域，赋予非导电性粘接剂的步骤；以及
与所述c)步骤同时地，使所述粘接剂固化从而形成第二树脂层，将所述电子部件固定在所述配线基板上的步骤。
5.如权利要求1所述的卡片型存储媒介物的制造方法，其特征在于，所述多个凸块是在顶端部具有突起部的球凸块。
6.如权利要求1所述的卡片型存储媒介物的制造方法，其特征在于，
所述电子部件是存储规定信息的存储元件；
所述配线基板具有无线通信用的天线，该天线电连接于所述电子部件、用于读取存储于所述电子部件的所述规定信息。
7.一种卡片型存储媒介物，其特征在于，具有：
由聚对苯二甲酸乙二醇酯、聚醚醚酮和聚酰亚胺中的任一方形成、厚度为5μm～50μm的柔性的配线基板，
通过多个凸块安装在所述配线基板的主面上的电子部件，
由含导电性粒子的各向异性导电性树脂形成、分别地覆盖所述多个凸块的第一树脂层，和
固定所述电子部件和所述配线基板的第二树脂层；
所述多个凸块之间的所述配线基板以及连接部分以外的所述配线基板向所述电子部件侧变形、接近。
8.如权利要求7所述的卡片型存储媒介物，其特征在于，所述第一树脂层位于所述电子部件的边缘的内侧。
9.如权利要求7所述的卡片型存储媒介物，其特征在于，
所述电子部件是存储规定信息的存储元件；
所述配线基板具有无线通信用的天线，该天线电连接于所述电子部件、用于读取存储于所述电子部件的所述规定信息。
CN2007800052184A 2006-02-13 2007-01-31 卡片型存储媒介物及其制造方法 Expired - Fee Related CN101385402B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP034813/2006 2006-02-13
JP2006034813 2006-02-13
PCT/JP2007/051542 WO2007094167A1 (ja) 2006-02-13 2007-01-31 回路基板および回路基板の製造方法

Publications (2)

Publication Number Publication Date
CN101385402A CN101385402A (zh) 2009-03-11
CN101385402B true CN101385402B (zh) 2012-03-21

Family

ID=38371354

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2007800052184A Expired - Fee Related CN101385402B (zh) 2006-02-13 2007-01-31 卡片型存储媒介物及其制造方法

Country Status (4)

Country Link
US (2) US8291582B2 (zh)
JP (1) JP5029597B2 (zh)
CN (1) CN101385402B (zh)
WO (1) WO2007094167A1 (zh)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009094353A (ja) * 2007-10-10 2009-04-30 Furukawa Electric Co Ltd:The 半導体装置およびその製造方法
JP5266723B2 (ja) * 2007-11-07 2013-08-21 富士通株式会社 Ｒｆｉｄタグ製造方法
JP5239722B2 (ja) * 2008-10-10 2013-07-17 富士通株式会社 マイクロ可動素子および光スイッチング装置
US8692968B2 (en) 2009-03-26 2014-04-08 Sharp Kabushiki Kaisha Chip component mounting structure, chip component mounting method and liquid crystal display device
WO2010151600A1 (en) 2009-06-27 2010-12-29 Michael Tischler High efficiency leds and led lamps
US8384121B2 (en) * 2010-06-29 2013-02-26 Cooledge Lighting Inc. Electronic devices with yielding substrates
US8653539B2 (en) 2010-01-04 2014-02-18 Cooledge Lighting, Inc. Failure mitigation in arrays of light-emitting devices
JP2011146421A (ja) * 2010-01-12 2011-07-28 Fujikura Ltd 端子接続構造
EP2378846A1 (de) * 2011-01-25 2011-10-19 Bayer Material Science AG Dekorative Produktoberfläche mit Leiterplattenfunktion
US9231178B2 (en) 2012-06-07 2016-01-05 Cooledge Lighting, Inc. Wafer-level flip chip device packages and related methods
JP6398554B2 (ja) * 2014-09-30 2018-10-03 日亜化学工業株式会社 発光装置およびその製造方法
JP6458493B2 (ja) * 2014-12-25 2019-01-30 大日本印刷株式会社 Ｌｅｄ素子用基板、及びそれを用いたｌｅｄ実装モジュールの製造方法
JP6573215B2 (ja) * 2016-01-27 2019-09-11 株式会社オートネットワーク技術研究所 回路構成体

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3795047A (en) * 1972-06-15 1974-03-05 Ibm Electrical interconnect structuring for laminate assemblies and fabricating methods therefor
JPH0750726B2 (ja) 1987-05-07 1995-05-31 松下電器産業株式会社 半導体チップの実装体
FR2668280A1 (fr) 1990-10-17 1992-04-24 Bernard Alain Dispositif emetteur de sequences de signaux.
ZA941671B (en) * 1993-03-11 1994-10-12 Csir Attaching an electronic circuit to a substrate.
US5671525A (en) * 1995-02-13 1997-09-30 Gemplus Card International Method of manufacturing a hybrid chip card
KR100384314B1 (ko) * 1996-12-27 2003-05-16 마츠시타 덴끼 산교 가부시키가이샤 회로기판에의 전자부품 실장방법 및 장치
JPH11175682A (ja) 1997-12-12 1999-07-02 Hitachi Maxell Ltd Ｉｃカード及びその製造方法
JP4579360B2 (ja) 1999-08-25 2010-11-10 日立化成工業株式会社 配線板とその製造方法
JP3625268B2 (ja) * 2000-02-23 2005-03-02 富士通株式会社 半導体装置の実装方法
JP2004119808A (ja) * 2002-09-27 2004-04-15 Fuji Photo Film Co Ltd 電子機器
JP4479209B2 (ja) * 2003-10-10 2010-06-09 パナソニック株式会社 電子回路装置およびその製造方法並びに電子回路装置の製造装置
JP2005129757A (ja) * 2003-10-24 2005-05-19 Matsushita Electric Ind Co Ltd 半導体装置の接続方法
JP4605155B2 (ja) * 2004-03-29 2011-01-05 日本電気株式会社 半導体装置及びその製造方法
US7335551B2 (en) * 2005-01-13 2008-02-26 Intelleflex Corp. Method to fabricate a thin film non volatile memory device scalable to small sizes
JP2005117074A (ja) 2005-01-27 2005-04-28 Seiko Epson Corp 半導体装置の製造方法

Also Published As

Publication number Publication date
US8291582B2 (en) 2012-10-23
JP5029597B2 (ja) 2012-09-19
WO2007094167A1 (ja) 2007-08-23
US20130010436A1 (en) 2013-01-10
JPWO2007094167A1 (ja) 2009-07-02
US20090166064A1 (en) 2009-07-02
US8866021B2 (en) 2014-10-21
CN101385402A (zh) 2009-03-11

Similar Documents

Publication Publication Date Title
CN101385402B (zh) 卡片型存储媒介物及其制造方法
CN100365784C (zh) 电子电路装置及其制造方法以及制造装置
US20110011939A1 (en) Contact-less and dual interface inlays and methods for producing the same
US6911606B2 (en) Electronic component for adhesion of a plurality of electrodes and method of mounting the same
US7960752B2 (en) RFID tag
EP1069645A2 (en) Semiconductor device with an antenna and fabrication method therefor
US20070015338A1 (en) Substrate applicable to both wire bonding and flip chip bonding, smart card modules having the substrate and methods for fabricating the same
CN1214346C (zh) 无触点芯片卡,无触点支撑体及其制造方法
US7317395B2 (en) RFID tag and method of manufacturing the same
US6031724A (en) IC card and method of manufacturing the same
US20060057763A1 (en) Method of forming a surface mountable IC and its assembly
US7431218B2 (en) RFID tag, module component, and RFID tag fabrication method
US9424507B2 (en) Dual interface IC card components and method for manufacturing the dual-interface IC card components
CN1351733A (zh) 一种采用廉价绝缘材料的便携式集成电路电子设备的制造方法
US20050110112A1 (en) Encapsulated chip and procedure for its manufacture
US20070159341A1 (en) Packaging structure for radio frequency identification devices
MX2008012339A (es) Metodos para sujetar un montaje de circuito integrado de un chip invertido a un sustrato.
JP2005070915A (ja) 複合ｉｃカードと複合ｉｃカードの製造方法
EP4276689A1 (en) Rsim stand alone manufacturing with lamination and without indexation
EP4174719A1 (en) Leadframeless contactless module
KR20080084767A (ko) 전자카드 모듈 및 그 제조방법
JP4085790B2 (ja) Ｉｃカードの製造方法
JP2004013733A (ja) 非接触データキャリア及びその製造方法
EP3079105B1 (en) Dual-interface ic card components and method for manufacturing the dual-interface ic card components
JP2000322547A (ja) 非接触ｉｃカード及びその製造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20120321

Termination date: 20150131

EXPY Termination of patent right or utility model