CN101383330A - 树脂密封半导体器件、具有管芯垫的引线框及其制造方法 - Google Patents

树脂密封半导体器件、具有管芯垫的引线框及其制造方法 Download PDF

Info

Publication number
CN101383330A
CN101383330A CNA200810165935XA CN200810165935A CN101383330A CN 101383330 A CN101383330 A CN 101383330A CN A200810165935X A CNA200810165935X A CN A200810165935XA CN 200810165935 A CN200810165935 A CN 200810165935A CN 101383330 A CN101383330 A CN 101383330A
Authority
CN
China
Prior art keywords
radiator
lead
semiconductor device
die pad
semiconductor element
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CNA200810165935XA
Other languages
English (en)
Other versions
CN101383330B (zh
Inventor
河崎知树
山田雄一郎
福田敏行
尾方秀一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Publication of CN101383330A publication Critical patent/CN101383330A/zh
Application granted granted Critical
Publication of CN101383330B publication Critical patent/CN101383330B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334Auxiliary members in encapsulations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49503Lead-frames or other flat leads characterised by the die pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29005Structure
    • H01L2224/29007Layer connector smaller than the underlying bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3201Structure
    • H01L2224/32012Structure relative to the bonding area, e.g. bond pad
    • H01L2224/32014Structure relative to the bonding area, e.g. bond pad the layer connector being smaller than the bonding area, e.g. bond pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48095Kinked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83385Shape, e.g. interlocking features
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01004Beryllium [Be]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

一种具有内置散热器的树脂密封半导体器件,其防止在利用无铅焊料将半导体器件装配到印刷电路板期间当吸收到半导体元件和散热器之间间隙中的湿气的蒸汽气压升高时,由半导体元件自散热器脱落引起的内部膨胀和开裂。通过在用于半导体元件(301)的装配区中提供多个单独的管芯垫(502),并经由管芯垫(502)将半导体元件(301)粘附到散热器(105),在半导体元件(301)和散热器(105)之间打开了间隔,用于密封树脂(304)进入。

Description

树脂密封半导体器件、具有管芯垫的引线框及其制造方法
本申请是优先权日为2004年11月10日,申请日为2005年11月10日,申请号为2005101194537,发明名称为“树脂密封半导体器件、具有管芯垫的引线框及其制造方法”的申请的分案申请。
技术领域
本发明涉及一种用在具有内置散热器的半导体器件中的引线框,且涉及一种使用该引线框的树脂密封的半导体器件。
背景技术
近年来,已关注半导体组件如半导体器件的小型化、高集成和高密度装配,以适应电子器件的小型化。这已导致由半导体器件所产生热量的释放变成至关紧要的问题。
已提出了具有内置散热器或暴露出的管芯垫的半导体器件作为对半导体器件中热释放问题的对策。例如,日本专利申请公开No.2001-15669公开了一种具有内置散热器的半导体器件。
另一方面,对于环境存在世界范围的日益增长的关注,对于有关半导体器件的无铅制造,其也已引起日益持久的号召。
然而,利用具有内置散热器(即,双层引线框)的常规半导体器件,必须限制在将半导体元件粘附到散热器上时所使用的粘结剂的量,这可能在散热器和半导体元件之间产生间隙。即使在使用密封树脂密封半导体器件的情况下,树脂也没有进入间隙,对于聚集吸收的湿气留下空间。
利用无铅焊料将具有内置散热器的树脂密封的半导体器件装配到印刷电路板时的装配温度比用于一般的铅焊料高。这增加了半导体器件内的温度,这又升高了所吸收湿气的蒸汽气压并促使半导体元件从散热器脱落,引起了内部膨胀和开裂的危险。
发明内容
本发明目的在于提供一种树脂密封的半导体器件和用在该半导体器件中的引线框,在树脂密封的半导体器件中,甚至当利用无铅焊料装配在印刷电路板上时,也能防止内部膨胀和开裂。
为了解决以上的问题,本发明是具有装配在散热器上的半导体元件的树脂密封半导体器件。该半导体器件包括:多条外引线,用于在与矩形的边成直角延伸的外部电连接;在一端与外引线串联的多条内引线;散热器,粘附到内引线相对端的下侧上;提供在散热器中的多个基本正方形的开口,使得局部位于用于半导体元件的装配区的外部,且它的各边设置为与外引线延伸的方向成一角度;在由开口所夹区域中,通过粘合剂将半导体元件粘接到散热器的上表面上;多条金属导线,将内引线与半导体元件的相应电极垫电连接;以及密封树脂,其密封内引线、半导体元件和金属导线,使外引线保持暴露出。
根据以上结构,即使在半导体元件和散热器之间存在间隙,密封树脂经由开口也会进入间隙中。因此即使在使用无铅焊料将半导体器件装配到印刷电路板上的情况下,也防止了半导体元件的脱落,如是密封树脂的膨胀或开裂。
注意,由于改善的引线框,利用常规铅焊料的半导体制造工艺可直接应用作为利用无铅焊料的制造工艺。
在此,可以以约45°的角度设置开口的边,并可经由多个管芯垫将半导体元件粘附到散热器上。
根据这种结构,由于经由多个管芯垫可靠地粘附了半导体元件,所以防止了间隙的形成。
在此,树脂密封的半导体器件可进一步包括由内引线的端部环绕并围绕装配区的环形体,环形体经由其下侧粘附到散热器的上表面上,且具有在其各边上中心设置的向内的突起。
根据这种结构,当在引线框的制造期间将散热器粘附到内引线端部的下侧上时,防止了散热器的翘曲,能够使引线框的形状稳固。
而且本发明是一种用在具有装配在散热器上的半导体元件的树脂密封半导体器件中的引线框。该引线框包括:多条外引线,用于在与矩形的各边成直角延伸的外部电连接;多条内引线,在一端与外引线串联,并经由连接部件电连接到半导体元件的电极垫上;散热器,粘附到内引线相对端的下侧上;多个基本正方形的管芯垫,粘附到用于半导体元件的装配区中的散热器上,使得其各边设置成与外引线延伸的方向成一角度;以及提供在散热器中的多个开口以便形成具有管芯垫的网格图案。
根据这种结构,可以用少量的粘结剂将半导体元件可靠地粘附到引线框的管芯垫上。而且,因为足够的密封树脂经由开口进入半导体元件和散热器之间,所以防止了当制造使用引线框的树脂密封半导体器件时在半导体元件和散热器之间形成间隙。因此,甚至在使用无铅焊料(即,需要比正常的铅焊料高的温度)来装配树脂密封的半导体器件的情况下,也能够防止由于半导体器件脱落而引起的密封树脂的膨胀和开裂。
在此,可以以约45°的角度设置管芯垫的边,开口可具有圆形的顶点,且环绕设置的每个开口可局部位于装配区的外部。
根据这种结构,密封树脂经由局部设置在用于半导体元件的装配区外部上的开口进入半导体元件和散热器之间,能够可靠地防止空隙形成。而且,使开口的顶点圆化能够使局部应力集中被缓解。
而且本发明是一种用在具有装配在散热器上的半导体元件的树脂密封半导体器件中的引线框的制造方法。该方法包括如下步骤:蚀刻或冲压一片薄片金属,以制造包括外引线、内引线、基本正方形的管芯垫、耦接环、坝杆(dambar)和悬线,外引线用于与矩形的边成直角延伸的外部电连接,内引线在一端与外引线串联,管芯垫的边与外引线延伸的方向成一角度设置,耦接环将管芯垫耦合在一起,坝杆在矩形的边方向上将内引线耦合到外引线上,悬线自坝杆的顶点支撑管芯垫;将散热器的上表面粘附到内引线相对端的下侧和管芯垫的下侧;以及在散热器中提供多个开口,以形成具有管芯垫的网格图案,且同时分割耦接环和悬线。
根据这种结构,可以在形成开口的同时分离管芯垫,其避免了使工艺变复杂并能够改善引线框。
附图说明
由下面结合附图的描述,本发明的这些和其它目的、优点和特征将变得显而易见,附图说明了本发明的具体实施例。
在图中:
图1是关于本发明引线框的实施例1的平面图;
图2是图1的底视图;
图3是在使用实施例1的引线框的树脂密封半导体器件的A200810165935D0008113937QIETU.GIF处切割图1的截面图;
图4A-4F是用于制造实施例1的树脂密封半导体器件工艺的截面图;
图5是关于本发明的具有管芯垫的引线框的实施例2的平面图;
图6是图5的底视图;
图7是在形成开口之前在图5中所示引线框的平面图;
图8是图7的底视图;
图9是在使用实施例2的具有管芯垫的引线框的树脂密封半导体器件的
Figure A200810165935D0009092925QIETU
处切割图5的截面图;
图10A-10F是用于制造实施例2的树脂密封半导体器件工艺的截面图;
图11是关于本发明具有环形体的引线框的实施例3的平面图;
图12是图11的底视图;
图13是在使用实施例3的具有环形体的引线框的树脂密封半导体器件的处切割图11的截面图;
图14A-14F是用于制造实施例3的树脂密封半导体器件工艺的截面图;
图15是示意性地示出了实施例2中的密封树脂的流动的截面图;
图16是示意性地示出了实施例1中的密封树脂的流动的截面图;
图17是在用于检验在实施例2的树脂密封半导体器件中出现开裂等的比较例中使用的常规引线框的平面图;
图18是图17的底视图;以及
图19是使用图17中所示引线框的树脂密封半导体器件的截面图。
具体实施方式
以下参考附图描述引线框和使用关于本发明的引线框的树脂密封半导体器件的实施例。
实施例1
图1是关于本发明引线框的实施例1的平面图,而图2示出了它的底视图。
引线框101包括矩形框架102、在与框架102的四个边成直角延伸的多条外引线103、在一端与外引线串联并朝着框架102的内部延伸的多条内引线104、和粘附到内引线104的相对端下侧的散热器105。以与外引线延伸的方向成约45°角形成具有圆形顶点的多个基本正方形的开口106。该开口部分地设置在由点划线标记的用于半导体元件的装配区107的外部。外引线103和内引线104之间的边界区通过坝杆(dambar)108在框架102的四边方向耦合。在坝杆108的内部上由点划线标记的区域109表示在使用引线框101的树脂密封半导体器件中通过密封树脂覆盖的区域。
通过处理由具有0.15mm厚和150至185Hv硬度的铜合金制成的薄片金属,例如,使用蚀刻或冲压技术,来获得与散热器105分开的引线框101的组件。例如,散热器105是具有0.13mm厚的铜合金薄片。用粘结剂将散热器105热粘附到内引线104端部的下侧上。图3是在使用引线框101的树脂密封半导体器件的A200810165935D0010113913QIETU.GIF处切割图1的截面图。
例如,使用芯片结合剂302如银膏,将半导体元件301粘附到在其装配区107中的散热器105上。通过导线(例如,金属导线)将半导体元件301的电极垫连接到相应的内引线104上。利用由例如环氧树脂制成的密封树脂304来树脂密封半导体器件,外引线103保持露出。
接下来参考图4A至4F描述制造使用本实施例的引线框101的树脂密封半导体器件的工艺。图4A至4F是在S-S处切割图1的截面图。
图4A和4B示出了用于引线框101的制造工艺。
图4A示出了使用粘结剂将包括通过框架102耦合在一起的外引线103和内引线104等的金属组件(即,处理了的铜合金薄片金属)经由内引线104端部的下侧粘附到散热器105的上表面上的工艺。注意,截面图省略了无关的零件以简化简图。以下采用了相同的方式。
图4B示出了通过冲孔处理粘附到金属组件上的散热器105而形成开口106的工艺。这完成了引线框101的制造。
图4C示出了将半导体元件301粘附到引线框101上的工艺。在图1中由虚线标记的散热器105上的点110处涂覆芯片结合剂302,并将半导体元件301放置在这些点的上方并粘附到此处。
图4D示出了导线键合工艺。通过导线303将半导体元件301的电极垫连接到相应的内引线104的尖端上。
图4E示出了树脂密封工艺。设置铸模以便覆盖引线框101和导线303,同时留下外引线103暴露出,并在180℃的铸模温度下注射由环氧树脂制成的密封树脂。例如,将注射时间设置为8秒。冷却之后,移除铸模。
图4F示出了弯曲外引线103的工艺。利用系杆切割来分离引线框101的框架102,并使外引线103弯曲以完成树脂密封的半导体器件的制造。
在本实施例中,经由延伸超出装配区107的开口106注射的密封树脂进入半导体元件301和散热器105之间的间隔,增强了半导体元件301与散热器105的粘接。由此能够防止在半导体元件301和散热器105之间间隙的形成。
实施例2
接下来描述具有管芯垫的引线框和使用关于本发明引线框的树脂密封半导体器件的实施例2。下面的描述仅涉及本实施例的特征,省略了对与实施例1相似的那些部件的描述。
图5是具有管芯垫的引线框的平面图,而图6是它的底视图。将多个管芯垫502提供在引线框501的装配区107中,以便形成具有开口106的倾斜的网格图案。管芯垫502基本上是正方形的,且如同开口106管芯垫的各边与外引线103延伸的方向成约45度。环绕设置的那些开口106部分地位于装配区107的外部。
由于开口106和由开口106围绕的管芯垫502形成网格图案,且与外引线103延伸的方向成约45度角度,占用装配区107的管芯垫502的区域对于涂覆粘结剂以粘附半导体元件301是理想的。
悬线(hanging lead)503自引线框501的坝杆108的顶点伸向中心点。
利用粘结剂,将散热器105粘附到管芯垫502和内引线104的端部的下侧。
图7是在形成开口106之前,图5和6中所示具有管芯垫的引线框的平面图,而图8是它的底视图。
通过耦接环701将管芯垫502耦合在一起,耦接环701经由悬线503连接到坝杆108上。利用粘结剂,将管芯垫502的下侧、耦接环701和悬线503粘附到散热器105的上表面。
注意,与实施例1相似,例如利用冲压技术通过一片模铸铜合金薄片金属来制造除散热器105之外的引线框501。
图9是在使用具有管芯垫的引线框的树脂密封半导体器件的A200810165935D0012114015QIETU.GIF处切割图5的截面图。
利用该树脂密封的半导体器件,使管芯垫502介于半导体元件301和散热器105的上表面之间并用粘结剂粘接二者。由于这扩展了半导体元件301和散热器105之间的间隔并便于密封树脂304经由开口106流动,所以由此可以使半导体元件301和散热器105之间间隙的形成减到最小。
接下来参考图10A至10F描述使用本实施例引线框501的树脂密封半导体器件的制造工艺。
注意,图10A至10F是在
Figure A200810165935D0012114156QIETU
处切割图5的截面图,且省略了无关的零件以使视图简化。还注意,如果与实施例1的图4中所示的工艺基本相似,则省略了对图10D至10F中所示的工艺的描述。
图10A示出了使用粘结剂将由通过框架102耦合在一起的外引线103、内引线104和管芯垫502等组成的金属组件(即,处理过的铜合金薄片金属)经由管芯垫502和内引线104端部的下侧粘附到散热器105的上表面上的工艺。
图10B示出了通过冲孔处理粘附到金属组件上的散热器105形成开口106并同时移除耦接环701和部分悬线503以分离管芯垫502的工艺。设置为与管芯垫502形成网格图案的开口106是基本正方形的,并设置成与引线框501的矩形的各边成约45°角。而且,环绕设置的这些开口106局部位于装配区107的外部。
图10C示出了将半导体元件301粘附到引线框501上的工艺。将芯片结合剂302涂覆到管芯垫502的上表面上,并将半导体元件301放置在管芯垫的上方并粘附于此。
图10D至10F与实施例1相似。
注意,作为半导体元件301和散热器105之间间隔的结果,图10E中所示的密封树脂的注射比实施例1中的容易。
实施例3
接下来描述了具有环形体的引线框和使用关于本发明引线框的树脂密封半导体器件的实施例3。下面的描述仅涉及本实施例的特征,省略了对与实施例1相似的那些部件的说明。
图11是具有环形体的引线框的平面图,而图12是它的底视图。引线框1100由将围绕用于半导体元件301的装配区107的环形体1101加上,实施例1的引线框101组成。朝着半导体元件301伸出的帽状突起1103形成在环形体1101各边上的中心。在环形体1101的拐角形成将环形体1101连接到坝杆108的悬线1102。注意,除了散热器105之外,引线框1100由薄片金属整体地形成。
图13是使用引线框1100的树脂密封半导体器件的截面图。该截面图在A200810165935D0013114125QIETU.GIF处切割图11。
将环形体1101设置在内引线104的内部上以便围绕半导体元件301。将突起1103的截面示于图13中。
图14A至14F是示出引线框1100和使用引线框1100的树脂密封半导体器件的制造工艺的截面图。注意,这些截面图在A200810165935D0013114028QIETU.GIF处切割图11,省略了无关的零件。
图14A示出了将散热器105粘附到金属组件上的工艺。
将粘结剂涂覆到环形体1101和内引线104端部的下侧上,并通过粘结剂将散热器105的上表面粘附到此。
在该工艺中在内引线104内部上提供连接到悬线1102的环形体1101防止了散热器105在翘曲状态下的粘附,与热量相关的任何变形被提供在环形体1101各边上的中心处的突起1103吸收。
假定与实施例1中的工艺基本相似,省略了图14B至14D中的工艺描述。
在图14E的树脂密封工艺中存在环形体1101防止了注射时密封树脂304对半导体元件301的影响。
图14F中的弯曲工艺与实施例1基本相似。
虽然以上已描述了使用优选实施例的引线框的树脂密封半导体器件,但是当然可以通过组合这些引线框的各特征来实施本发明。
示范性的引线框将实施例2中描述的管芯垫与实施例3中描述的环形体结合。
接下来使用图15和16描述了在实施例1和2的树脂密封工艺中的密封树脂的流动。
图15示出了经由管芯垫502粘附到散热器105上的半导体元件301,而图16示出了直接粘附到散热器105上的半导体元件301。虽然在两种情况下利用芯片结合剂302粘附了半导体元件301,但当如同实施例2一样经由管芯垫502粘附到散热器105上时,在半导体元件301和散热器105之间打开了相当于管芯垫502的厚度的间隔。如由箭头A501所示,这能够使密封树脂经由开口106充分地流入到半导体元件301和散热器105之间的间隔中。即使对于实施例1,半导体元件301和散热器105之间的密封树脂经由开口106的流动如由箭头1601所示,防止了形成间隙。
比较例
以下说明了比较测试的结果,假定在装配根据实施例2制造的本发明的树脂密封半导体器件(“本发明器件”)和常规的树脂密封半导体器件(“常规器件”)中使用无铅焊料。
将常规的引线框的平面图示于图17中,而将它的底视图示于图18中。利用这种引线框,在装配区107下面的散热器105中提供了单个开口1701。图19是在使用这种引线框的常规树脂密封半导体器件的A200810165935D0014114040QIETU.GIF处切割图17的截面图。
在将本发明的器件和常规器件放置在具有30℃的温度和70%相对湿度的环境中72个小时以吸收湿气之前,首先将它们在125℃烘烤12个小时并使其干燥。然后,在经受265℃的温度五分钟之后,再次将器件放置在具有30℃的温度和70%相对湿度的环境中96个小时。在再次经受265℃的温度五分钟之后,将器件冷却到室温,然后使用超声波来研究脱落和开裂。
每种器件使用了15个样品。
将其中出现了脱落或开裂的样品数示于下面的表中。
 
比较结果
脱落 开裂
本发明的器件 0 0
常规器件 15 7
这些结果证实了,甚至当使用无铅焊料在基板上装配实施例2中描述的树脂密封的半导体器件时,也完全防止了半导体元件的脱落和密封树脂的开裂。
注意,虽然在优选实施例中仅说明了单个引线框,但是当然能够通过将半导体元件粘附和导线键合到串联(彼此的上方/下方或左/右等)形成的多个引线框上来制造树脂密封半导体器件,且在最后分离单个半导体器件之前,用铸模覆盖引线框并注射密封树脂。
使用关于本发明的引线框的树脂密封半导体器件用作在半导体制造领域中对环境有利的半导体器件。
虽然已参考附图借助实例全面地描述了本发明,但要注意的是,各种改变和修改对于本领域技术人员将变得显而易见。因此,除非这种改变和修改脱离了本发明的范围,否则它们都应当被认为包括于本发明中。

Claims (19)

1.一种半导体器件,包括:
多条内引线;
散热器,粘附到每条内引线一端的下侧;
半导体元件,装配在所述散热器的上表面;
多条金属导线,将所述内引线与所述半导体元件的相应电极垫相电连接;以及
密封树脂,其密封所述内引线、所述半导体元件和所述金属导线,
其中,所述半导体元件通过管芯垫粘附到所述散热器,所述管芯垫提供在所述散热器上表面的多个管芯垫应用区域中;以及
在散热器中提供多个开口,当从平面角度观察散热器时,至少一对开口之间有一个所述的管芯垫应用区域。
2.如权利要求1所述的半导体器件,其中:
所述散热器的所述开口被设置为形成具有所述管芯垫应用区域的网格图案。
3.如权利要求1所述的半导体器件,包括:
所述散热器中至少一个所述开口部分地位于所述半导体装配区的外部。
4.如权利要求1所述的半导体器件,进一步包括:
环形体,由连接每条所述内引线一端的虚线环绕而成,并且围绕半导体装配区,
其中,在所述环形体的每条边的内缘于所述边的中心部分形成的延伸是具有一凹部的突起,所述凹部形成于所述边的对应于所述突起的部分的外缘;
所述散热器的上表面与所述环形体的下侧相互粘附。
5.一种半导体器件,包括:
多条内引线;
粘附到每条内引线一端的下侧的散热器,并且具有形成于其中的多个开口;
半导体元件,通过管芯垫粘附到所述散热器上表面,设置所述管芯垫而使得当从平面角度观察所述散热器时,所述的管芯垫位于一对开口之间;
多条金属导线,将所述内引线与所述半导体元件的相应电极垫电连接;以及
密封树脂,其密封所述内引线、所述半导体元件和所述金属导线。
6.如权利要求5所述的半导体器件,其中
在所述散热器中至少一个所述开口的部分位于所述半导体装配区的外部。
7.如权利要求5所述的半导体器件,其中
所述半导体器件和所述散热器的上表面通过多个管芯垫相互粘附。
8.如权利要求7所述的半导体器件,其中
所述散热器的所述开口被设置为形成具有管芯垫应用区域的网格图案。
9.如权利要求5所述的半导体器件,其中
环形体,由连接每条所述内引线一端的虚线环绕而成,并且围绕所述半导体装配区,
其中,在所述环形体的每条边的内缘于所述边的中心部分形成的延伸是具有一凹部的突起,所述凹部形成于所述边的对应于所述突起的部分的外缘;
所述散热器的上表面与所述环形体的下侧相互粘附。
10.一种引线框,包括:
多条外引线;
多条与所述外引线相耦合的内引线;以及
散热器,粘附至每条内引线的下侧,并且具有多个形成于其中的开口。
11.如权利要求10所述的引线框,其中
至少一个所述开口的部分位于所述半导体装配区的外部。
12.如权利要求10所述的引线框,进一步包括:
管芯垫,粘附至所述散热器的上表面,位于所述散热器的所述上表面的半导体装配区,
其中设置所述开口使得当从平面角度观察所述散热器时,所述管芯垫位于一对开口之间。
13.如权利要求12所述的引线框,其中
多个管芯垫设置于所述散热器的所述上表面。
14.如权利要求13所述的引线框,其中
所述散热器的所述开口被设置为形成具有管芯垫应用区域的网格图案。
15.如权利要求10所述的引线框,进一步包括:
环形体,由连接每条所述内引线一端的虚线环绕而成,并且围绕所述半导体装配区,
其中,在所述环形体的每条边的内缘于所述边的中心部分形成的延伸是具有一凹部的突起,所述凹部形成于所述边的对应于所述突起的部分的外缘;
所述散热器的上表面与所述环形体的下侧相互粘附。
16.一种制造在散热器上安装有半导体元件的半导体器件的方法,所述方法包括以下步骤:
提供引线框,所述引线框包括多条外引线,以及与所述外引线耦合的多条内引线,所述内引线电连接至所述半导体器件的电极垫;
将所述散热器的上表面粘附至每条内引线一端的下侧;
在所述散热器中形成多个开口;
在所述散热器的多个点处施加粘合剂,使得当从平面角度观察所述散热器时,所述点处于至少一对开口之间;
通过放置所述半导体器件将所述散热器与所述半导体元件相互固定,以覆盖施加了所述粘合剂的所述点。
17.如权利要求16所述的方法,其中
在将所述散热器与所述半导体元件相互固定的步骤中,放置所述半导体元件而使得至少一个开口部分地外露。
18.一种制造半导体器件的方法,其中在所述半导体器件中通过管芯垫将半导体元件安装于散热器上,所述方法包括以下步骤:
提供引线框,所述引线框包括所述管芯垫,多条外引线以及与外引线耦合的多条内引线,所述内引线电连接至半导体器件的电极垫;
将所述散热器的上表面粘附至每条内引线一端的下侧以及所述管芯垫的下侧;
在所述散热器中形成多个开口;
在所述管芯垫的多个点处施加粘合剂,使得当从平面角度观察所述散热器时,所述点处于至少一对开口之间;
通过放置所述半导体器件将所述管芯垫与所述半导体元件相互固定,以便覆盖施加所述粘合剂的所述点。
19.如权利要求18所述的方法,其中
在将所述管芯垫与所述半导体元件相互固定的步骤中,放置所述半导体元件使得至少一个开口部分地外露。
CN200810165935XA 2004-11-10 2005-11-10 树脂密封半导体器件、具有管芯垫的引线框及其制造方法 Active CN101383330B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2004-326513 2004-11-10
JP2004326513 2004-11-10
JP2004326513A JP4307362B2 (ja) 2004-11-10 2004-11-10 半導体装置、リードフレーム及びリードフレームの製造方法

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CNA2005101194537A Division CN1790687A (zh) 2004-11-10 2005-11-10 树脂密封半导体器件、具有管芯垫的引线框及其制造方法

Publications (2)

Publication Number Publication Date
CN101383330A true CN101383330A (zh) 2009-03-11
CN101383330B CN101383330B (zh) 2010-06-16

Family

ID=36315488

Family Applications (2)

Application Number Title Priority Date Filing Date
CN200810165935XA Active CN101383330B (zh) 2004-11-10 2005-11-10 树脂密封半导体器件、具有管芯垫的引线框及其制造方法
CNA2005101194537A Pending CN1790687A (zh) 2004-11-10 2005-11-10 树脂密封半导体器件、具有管芯垫的引线框及其制造方法

Family Applications After (1)

Application Number Title Priority Date Filing Date
CNA2005101194537A Pending CN1790687A (zh) 2004-11-10 2005-11-10 树脂密封半导体器件、具有管芯垫的引线框及其制造方法

Country Status (4)

Country Link
US (2) US20060097371A1 (zh)
JP (1) JP4307362B2 (zh)
CN (2) CN101383330B (zh)
TW (1) TW200618232A (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108493169A (zh) * 2018-05-31 2018-09-04 江苏长电科技股份有限公司 一种无基岛框架封装结构及其工艺方法
CN109390310A (zh) * 2014-10-10 2019-02-26 意法半导体有限公司 图案化的引线框架

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI270190B (en) * 2005-09-29 2007-01-01 Siliconware Precision Industries Co Ltd Lead frame structure and package for integrating the same
JP5096812B2 (ja) * 2007-06-28 2012-12-12 株式会社三井ハイテック 複合リードフレームを用いた半導体装置
US8414554B2 (en) 2008-05-14 2013-04-09 J & J Solutions, Inc. Systems and methods for safe medicament transport
JP5149854B2 (ja) 2009-03-31 2013-02-20 ルネサスエレクトロニクス株式会社 半導体装置
US9054077B2 (en) * 2010-03-10 2015-06-09 Altera Corporation Package having spaced apart heat sink
US9029991B2 (en) * 2010-11-16 2015-05-12 Conexant Systems, Inc. Semiconductor packages with reduced solder voiding
US10888496B2 (en) 2015-09-17 2021-01-12 Corvida Medical, Inc. Medicament vial assembly
US10894317B2 (en) 2015-10-13 2021-01-19 Corvida Medical, Inc. Automated compounding equipment for closed fluid transfer system
JP2018107296A (ja) * 2016-12-27 2018-07-05 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
CN112216658A (zh) * 2019-07-10 2021-01-12 恩智浦美国有限公司 具有适应各种管芯尺寸的引线框架的半导体器件

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2875334B2 (ja) * 1990-04-06 1999-03-31 株式会社日立製作所 半導体装置
US5105259A (en) * 1990-09-28 1992-04-14 Motorola, Inc. Thermally enhanced semiconductor device utilizing a vacuum to ultimately enhance thermal dissipation
KR100552353B1 (ko) * 1992-03-27 2006-06-20 가부시키가이샤 히타치초엘에스아이시스템즈 리이드프레임및그것을사용한반도체집적회로장치와그제조방법
US6552417B2 (en) * 1993-09-03 2003-04-22 Asat, Limited Molded plastic package with heat sink and enhanced electrical performance
JPH0878605A (ja) 1994-09-01 1996-03-22 Hitachi Ltd リードフレームおよびそれを用いた半導体集積回路装置
CN1080793C (zh) 1997-03-14 2002-03-13 何振才 外环状道路立体交通系统及其建造方法
JPH11354706A (ja) 1998-06-09 1999-12-24 Hitachi Ltd リードフレームおよびそれを用いた半導体装置ならびにその製造方法
JP2000058735A (ja) * 1998-08-07 2000-02-25 Hitachi Ltd リードフレーム、半導体装置及び半導体装置の製造方法
JP2000174193A (ja) 1998-12-07 2000-06-23 Hitachi Cable Ltd 放熱板付きリードフレーム
US6258630B1 (en) * 1999-02-04 2001-07-10 Nec Corporation Resin-sealed semiconductor device having island for mounting semiconductor element coupled to heat spreader
JP3454192B2 (ja) 1999-07-02 2003-10-06 松下電器産業株式会社 リードフレームとそれを用いた樹脂封止型半導体装置およびその製造方法
US6818973B1 (en) * 2002-09-09 2004-11-16 Amkor Technology, Inc. Exposed lead QFP package fabricated through the use of a partial saw process

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109390310A (zh) * 2014-10-10 2019-02-26 意法半导体有限公司 图案化的引线框架
CN109390310B (zh) * 2014-10-10 2022-08-05 意法半导体有限公司 图案化的引线框架
CN108493169A (zh) * 2018-05-31 2018-09-04 江苏长电科技股份有限公司 一种无基岛框架封装结构及其工艺方法

Also Published As

Publication number Publication date
JP4307362B2 (ja) 2009-08-05
CN101383330B (zh) 2010-06-16
US20060097371A1 (en) 2006-05-11
TW200618232A (en) 2006-06-01
CN1790687A (zh) 2006-06-21
US20090008754A1 (en) 2009-01-08
JP2006140208A (ja) 2006-06-01
US7952177B2 (en) 2011-05-31

Similar Documents

Publication Publication Date Title
CN101383330B (zh) 树脂密封半导体器件、具有管芯垫的引线框及其制造方法
US6720207B2 (en) Leadframe, resin-molded semiconductor device including the leadframe, method of making the leadframe and method for manufacturing the device
US5793108A (en) Semiconductor integrated circuit having a plurality of semiconductor chips
KR970011649B1 (ko) 반도체 장치의 제조방법
KR100192760B1 (ko) 메탈 캐리어 프레임을 이용한 bag반도체 패키지의 제조방법 및 그반도체 패키지
US7579674B2 (en) Semiconductor package configuration with improved lead portion arrangement
US5554886A (en) Lead frame and semiconductor package with such lead frame
US7482679B2 (en) Leadframe for a semiconductor device
US20110163430A1 (en) Leadframe Structure, Advanced Quad Flat No Lead Package Structure Using the Same, and Manufacturing Methods Thereof
US6291262B1 (en) Surface mount TO-220 package and process for the manufacture thereof
US20100193922A1 (en) Semiconductor chip package
KR20050109502A (ko) 내장형 수동 소자를 갖는 리드 프레임
US20020130400A1 (en) Semiconductor package with lead frame
US10083898B2 (en) Manufacturing method of semiconductor device and semiconductor device
US10840172B2 (en) Leadframe, semiconductor package including a leadframe and method for forming a semiconductor package
US20190355651A1 (en) Two sided bondable lead frame
JP4291788B2 (ja) 半導体装置およびその製造方法
US9099363B1 (en) Substrate with corner cut-outs and semiconductor device assembled therewith
JP4695672B2 (ja) 半導体装置
JP4175339B2 (ja) 半導体装置の製造方法
JP3398556B2 (ja) 半導体装置の製造方法
JP5699322B2 (ja) 半導体装置
JPH0888296A (ja) 半導体装置及びその製造方法及び半導体装置ユニット
JPH06268014A (ja) テープキャリア型半導体装置および、その構成方法
JP2003110079A (ja) 半導体装置およびその製造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant