CN101331454B - 用于清除信号量保留的方法及设备 - Google Patents

用于清除信号量保留的方法及设备 Download PDF

Info

Publication number
CN101331454B
CN101331454B CN2006800469893A CN200680046989A CN101331454B CN 101331454 B CN101331454 B CN 101331454B CN 2006800469893 A CN2006800469893 A CN 2006800469893A CN 200680046989 A CN200680046989 A CN 200680046989A CN 101331454 B CN101331454 B CN 101331454B
Authority
CN
China
Prior art keywords
semaphore
memory area
processing components
write
controller
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2006800469893A
Other languages
English (en)
Chinese (zh)
Other versions
CN101331454A (zh
Inventor
托马斯·菲利普·施派尔
詹姆斯·诺里斯·迪芬德尔费尔
托马斯·安德鲁·萨托里乌斯
贾亚·普拉喀什·苏布拉马尼亚姆·贾纳桑
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CN101331454A publication Critical patent/CN101331454A/zh
Application granted granted Critical
Publication of CN101331454B publication Critical patent/CN101331454B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/52Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/52Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G06F9/526Mutual exclusion algorithms
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/16Protection against loss of memory contents

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)
  • Bus Control (AREA)
CN2006800469893A 2005-10-20 2006-10-20 用于清除信号量保留的方法及设备 Expired - Fee Related CN101331454B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/254,391 US7421529B2 (en) 2005-10-20 2005-10-20 Method and apparatus to clear semaphore reservation for exclusive access to shared memory
US11/254,391 2005-10-20
PCT/US2006/060136 WO2007048136A2 (en) 2005-10-20 2006-10-20 Method and apparatus to clear semaphore reservation

Publications (2)

Publication Number Publication Date
CN101331454A CN101331454A (zh) 2008-12-24
CN101331454B true CN101331454B (zh) 2013-11-13

Family

ID=37944853

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2006800469893A Expired - Fee Related CN101331454B (zh) 2005-10-20 2006-10-20 用于清除信号量保留的方法及设备

Country Status (9)

Country Link
US (1) US7421529B2 (enExample)
EP (1) EP1938190B1 (enExample)
JP (5) JP5449776B2 (enExample)
KR (1) KR100957425B1 (enExample)
CN (1) CN101331454B (enExample)
CA (1) CA2626643A1 (enExample)
IL (1) IL190976A0 (enExample)
RU (1) RU2380743C1 (enExample)
WO (1) WO2007048136A2 (enExample)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070136725A1 (en) * 2005-12-12 2007-06-14 International Business Machines Corporation System and method for optimized preemption and reservation of software locks
JP4874165B2 (ja) * 2006-07-07 2012-02-15 ルネサスエレクトロニクス株式会社 マルチプロセッサシステム及びマルチプロセッサシステムにおけるアクセス権設定方法
US7831801B1 (en) * 2006-08-30 2010-11-09 Xilinx, Inc. Direct memory access-based multi-processor array
IL180020A (en) * 2006-12-12 2013-03-24 Waterfall Security Solutions Ltd Encryption -and decryption-enabled interfaces
IL180748A (en) 2007-01-16 2013-03-24 Waterfall Security Solutions Ltd Secure archive
US8695000B1 (en) 2007-03-16 2014-04-08 The Mathworks, Inc. Data transfer protection in a multi-tasking modeling environment having a protection mechanism selected by user via user interface
IL187492A0 (en) * 2007-09-06 2008-02-09 Human Interface Security Ltd Information protection device
US20090198916A1 (en) * 2008-02-01 2009-08-06 Arimilli Lakshminarayana B Method and Apparatus for Supporting Low-Overhead Memory Locks Within a Multiprocessor System
US10235215B2 (en) * 2008-02-01 2019-03-19 International Business Machines Corporation Memory lock mechanism for a multiprocessor system
US20090198695A1 (en) * 2008-02-01 2009-08-06 Arimilli Lakshminarayana B Method and Apparatus for Supporting Distributed Computing Within a Multiprocessor System
US8214603B2 (en) * 2008-02-01 2012-07-03 International Business Machines Corporation Method and apparatus for handling multiple memory requests within a multiprocessor system
IL194943A0 (en) * 2008-10-27 2009-09-22 Human Interface Security Ltd Verification of data transmitted by computer
JP2010140290A (ja) * 2008-12-12 2010-06-24 Panasonic Corp マルチプロセッサシステム及びその排他制御の調停方法
US9552206B2 (en) * 2010-11-18 2017-01-24 Texas Instruments Incorporated Integrated circuit with control node circuitry and processing circuitry
US20130111168A1 (en) * 2011-10-27 2013-05-02 Freescale Semiconductor, Inc. Systems and methods for semaphore-based protection of shared system resources
US9081630B2 (en) * 2012-12-12 2015-07-14 Wind River Systems, Inc. Hardware-implemented semaphore for resource access based on presence of a memory buffer in a memory pool
US9431077B2 (en) * 2013-03-13 2016-08-30 Qualcomm Incorporated Dual host embedded shared device controller
US9292442B2 (en) * 2013-04-11 2016-03-22 Qualcomm Incorporated Methods and apparatus for improving performance of semaphore management sequences across a coherent bus
KR102161682B1 (ko) * 2013-10-25 2020-10-05 어드밴스드 마이크로 디바이시즈, 인코포레이티드 이미디에이트 핸들링 및 플래그 핸들링을 위한 프로세서 및 방법
IL235175A (en) 2014-10-19 2017-08-31 Frenkel Lior Secure desktop remote control
US20180157735A1 (en) * 2015-06-04 2018-06-07 Siemens Aktiengesellschaft Method and system for clustering engineering data in a multidisciplinary engineering system
IL250010B (en) 2016-02-14 2020-04-30 Waterfall Security Solutions Ltd Secure connection with protected facilities
CN116490851A (zh) * 2020-11-18 2023-07-25 三菱电机株式会社 控制管理装置
US20250068585A1 (en) * 2023-08-21 2025-02-27 Cirrus Logic International Semiconductor Ltd. Efficient processing on a dual core processing system

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4456965A (en) * 1980-10-14 1984-06-26 Texas Instruments Incorporated Data processing system having multiple buses
US4594657A (en) * 1983-04-22 1986-06-10 Motorola, Inc. Semaphore for memory shared by two asynchronous microcomputers
US4841435A (en) * 1986-10-29 1989-06-20 Saxpy Computer Corporation Data alignment system for random and block transfers of embedded subarrays of an array onto a system bus
US5408629A (en) * 1992-08-13 1995-04-18 Unisys Corporation Apparatus and method for controlling exclusive access to portions of addressable memory in a multiprocessor system
JP2500101B2 (ja) * 1992-12-18 1996-05-29 インターナショナル・ビジネス・マシーンズ・コーポレイション 共用変数の値を更新する方法
CN1268704A (zh) * 1999-03-29 2000-10-04 国际商业机器公司 一种用于高速缓存相干对称多处理器系统内的分区存储器保护的装置和方法
JP2005109664A (ja) * 2003-09-29 2005-04-21 Matsushita Electric Ind Co Ltd デジタルテレビ受信機

Family Cites Families (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6290739A (ja) * 1985-10-16 1987-04-25 Fujitsu Ltd メモリアクセス制御方式
SU1631548A1 (ru) * 1989-03-22 1991-02-28 Институт кибернетики им.В.М.Глушкова Устройство управлени взаимным доступом процессора многопроцессорной системы
SU1709330A1 (ru) * 1990-01-18 1992-01-30 Киевский Политехнический Институт Им.50-Летия Великой Октябрьской Социалистической Революции Многопроцессорна система
SU1753477A1 (ru) * 1990-02-28 1992-08-07 Институт кибернетики им.В.М.Глушкова Устройство управлени сегментированной пам тью многопроцессорной системы
JPH04225433A (ja) * 1990-12-27 1992-08-14 Fujitsu Ltd キャンセル機能付セマフォ同期方式
JPH04361340A (ja) * 1991-06-07 1992-12-14 Fujitsu Ltd メモリ排他制御方式
JP2702317B2 (ja) * 1991-07-05 1998-01-21 富士通株式会社 共用メモリの排他制御処理装置
US5440752A (en) 1991-07-08 1995-08-08 Seiko Epson Corporation Microprocessor architecture with a switch network for data transfer between cache, memory port, and IOU
AU4229293A (en) * 1992-05-13 1993-12-13 Southwestern Bell Technology Resources, Inc. Open architecture interface storage controller
JPH06149765A (ja) * 1992-11-12 1994-05-31 Fujitsu Ltd 共有メモリ排他制御自動解除方式
JP2541771B2 (ja) * 1993-01-29 1996-10-09 インターナショナル・ビジネス・マシーンズ・コーポレイション 原子的メモリ参照方法及びシステム
JP3373253B2 (ja) * 1993-07-07 2003-02-04 富士通株式会社 情報処理装置
JPH07182186A (ja) * 1993-12-22 1995-07-21 Toshiba Corp セマフォの有効利用方法
US5548780A (en) * 1994-07-21 1996-08-20 Apple Computer, Inc. Method for semaphore communication between incompatible bus locking architectures
JPH08137807A (ja) * 1994-11-10 1996-05-31 Canon Inc 情報処理システム及びその方法
JPH08185381A (ja) * 1994-12-28 1996-07-16 Canon Inc 情報処理方法及び装置
JPH08335539A (ja) * 1995-06-06 1996-12-17 Sony Corp 生産管理装置および生産管理方法
JPH09330241A (ja) * 1996-06-07 1997-12-22 Tokai Univ デッドロック防止排他制御方式
JPH10177560A (ja) * 1996-12-17 1998-06-30 Ricoh Co Ltd 記憶装置
US6898709B1 (en) * 1999-07-02 2005-05-24 Time Certain Llc Personal computer system and methods for proving dates in digital data files
US7409557B2 (en) * 1999-07-02 2008-08-05 Time Certain, Llc System and method for distributing trusted time
US20050160272A1 (en) * 1999-10-28 2005-07-21 Timecertain, Llc System and method for providing trusted time in content of digital data files
US6745274B1 (en) * 2000-04-25 2004-06-01 Hewlett-Packard Development Company, L.P. Apparatus and method for synchronizing multiple accesses to common resources
US6513089B1 (en) * 2000-05-18 2003-01-28 International Business Machines Corporation Dual burst latency timers for overlapped read and write data transfers
MXPA02012346A (es) * 2000-06-14 2004-09-09 Coreexpress Inc Desagregacion de ruta de internet y preferencia de seleccion de ruta.
JP2002007315A (ja) * 2000-06-19 2002-01-11 Canon Inc バススイッチ用バスプロトコル
US6587905B1 (en) * 2000-06-29 2003-07-01 International Business Machines Corporation Dynamic data bus allocation
GB2370131C (en) * 2000-12-12 2006-09-06 Advanced Risc Mach Ltd Exclusive access control to a processing resource
JP3996355B2 (ja) * 2001-03-22 2007-10-24 株式会社日立製作所 マルチプロセッサシステム
JP2004280191A (ja) * 2003-03-12 2004-10-07 Matsushita Electric Ind Co Ltd データ転送制御方法および装置
US7360035B2 (en) * 2004-09-01 2008-04-15 International Business Machines Corporation Atomic read/write support in a multi-module memory configuration

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4456965A (en) * 1980-10-14 1984-06-26 Texas Instruments Incorporated Data processing system having multiple buses
US4594657A (en) * 1983-04-22 1986-06-10 Motorola, Inc. Semaphore for memory shared by two asynchronous microcomputers
US4841435A (en) * 1986-10-29 1989-06-20 Saxpy Computer Corporation Data alignment system for random and block transfers of embedded subarrays of an array onto a system bus
US5408629A (en) * 1992-08-13 1995-04-18 Unisys Corporation Apparatus and method for controlling exclusive access to portions of addressable memory in a multiprocessor system
JP2500101B2 (ja) * 1992-12-18 1996-05-29 インターナショナル・ビジネス・マシーンズ・コーポレイション 共用変数の値を更新する方法
CN1268704A (zh) * 1999-03-29 2000-10-04 国际商业机器公司 一种用于高速缓存相干对称多处理器系统内的分区存储器保护的装置和方法
JP2005109664A (ja) * 2003-09-29 2005-04-21 Matsushita Electric Ind Co Ltd デジタルテレビ受信機

Also Published As

Publication number Publication date
JP2013012208A (ja) 2013-01-17
WO2007048136A2 (en) 2007-04-26
IL190976A0 (en) 2009-08-03
KR100957425B1 (ko) 2010-05-11
JP2009512945A (ja) 2009-03-26
JP2014149849A (ja) 2014-08-21
CA2626643A1 (en) 2007-04-26
RU2008119844A (ru) 2009-11-27
CN101331454A (zh) 2008-12-24
WO2007048136A3 (en) 2007-06-28
EP1938190A2 (en) 2008-07-02
WO2007048136B1 (en) 2007-08-09
KR20080059651A (ko) 2008-06-30
US7421529B2 (en) 2008-09-02
JP5847868B2 (ja) 2016-01-27
JP2015144000A (ja) 2015-08-06
JP2012069128A (ja) 2012-04-05
JP5449776B2 (ja) 2014-03-19
JP5890049B2 (ja) 2016-03-22
US20070094430A1 (en) 2007-04-26
RU2380743C1 (ru) 2010-01-27
EP1938190B1 (en) 2015-11-18

Similar Documents

Publication Publication Date Title
CN101331454B (zh) 用于清除信号量保留的方法及设备
US6292860B1 (en) Method for preventing deadlock by suspending operation of processors, bridges, and devices
US6549961B1 (en) Semaphore access in a multiprocessor system
US5987550A (en) Lock mechanism for shared resources in a data processing system
CN1155894C (zh) 使用可变优先级和合理性的增强总线仲裁器
US6792497B1 (en) System and method for hardware assisted spinlock
US7873789B2 (en) System controller, identical-address-request-queuing preventing method, and information processing apparatus having identical-address-request-queuing preventing function
US7076583B2 (en) Multiprocessor system, shared-memory controlling method, recording medium and data signal embedded in a carrier wave
EP4453736A1 (en) System, apparatus and methods for performing shared memory operations
JP4874165B2 (ja) マルチプロセッサシステム及びマルチプロセッサシステムにおけるアクセス権設定方法
CN103748574A (zh) 执行原子操作而不使互连结构静默
KR100915260B1 (ko) 오토믹 세마포어 연산을 수행하기 위한 방법 및 장치
CN112835845A (zh) 用于管理形成例如微控制器的片上系统的调试的方法和对应片上系统
JPH0628049B2 (ja) 非同期バス間のデータ転送方法
US12373374B2 (en) Method for managing the operation of a system on chip, and corresponding system on chip
US20050066094A1 (en) Peripheral component interconnect arbiter implementation with dynamic priority scheme
JPH08161254A (ja) 情報処理システムおよびそのバス調停方式
JP2004062910A (ja) マルチコアプロセッサにセマフォを具現化し、共通資源へのアクセスを制御する方法
JP3560534B2 (ja) マルチプロセッサシステムとその排他制御方法
US8281080B2 (en) Method and apparatus for modifying an information unit using an atomic operation
US20060230233A1 (en) Technique for allocating cache line ownership
US20080294824A1 (en) Device information management systems and methods
JP2003216490A (ja) 命令キャッシュにラインが存在するように保証する方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20131113