CN101271679B - 图像数据处理装置 - Google Patents

图像数据处理装置 Download PDF

Info

Publication number
CN101271679B
CN101271679B CN 200710196100 CN200710196100A CN101271679B CN 101271679 B CN101271679 B CN 101271679B CN 200710196100 CN200710196100 CN 200710196100 CN 200710196100 A CN200710196100 A CN 200710196100A CN 101271679 B CN101271679 B CN 101271679B
Authority
CN
China
Prior art keywords
clock
output
circuit
processor
reference clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN 200710196100
Other languages
English (en)
Chinese (zh)
Other versions
CN101271679A (zh
Inventor
浅村吉范
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of CN101271679A publication Critical patent/CN101271679A/zh
Application granted granted Critical
Publication of CN101271679B publication Critical patent/CN101271679B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/07Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/003Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G5/006Details of the interface to the display terminal
    • G09G5/008Clock recovery
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/12Synchronisation between the display unit and other units, e.g. other display units, video-disc players

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Image Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
CN 200710196100 2007-03-19 2007-12-03 图像数据处理装置 Expired - Fee Related CN101271679B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2007070095A JP2008233304A (ja) 2007-03-19 2007-03-19 画像データ処理装置
JP2007-070095 2007-03-19

Publications (2)

Publication Number Publication Date
CN101271679A CN101271679A (zh) 2008-09-24
CN101271679B true CN101271679B (zh) 2010-06-30

Family

ID=39774300

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 200710196100 Expired - Fee Related CN101271679B (zh) 2007-03-19 2007-12-03 图像数据处理装置

Country Status (3)

Country Link
US (1) US8878993B2 (enExample)
JP (1) JP2008233304A (enExample)
CN (1) CN101271679B (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5631657B2 (ja) * 2010-08-11 2014-11-26 東芝エレベータ株式会社 エレベータの表示制御システム
CN108039888B (zh) * 2018-01-17 2024-09-27 优利德科技(中国)股份有限公司 一种dds信号源时钟发生电路、信号源及其方法
FR3088124A1 (fr) * 2018-11-06 2020-05-08 Stmicroelectronics (Rousset) Sas Procede d'elaboration de signaux declencheurs pour une commande d'une interface multimedia, et circuit integre correspondant
CN120496429A (zh) * 2025-07-01 2025-08-15 海的电子科技(苏州)有限公司 点屏系统、点屏方法和程序产品

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1043289C (zh) * 1992-11-05 1999-05-05 三星电子株式会社 防止视频处理器图象劣化的方法及其电路
US5909144A (en) * 1996-01-29 1999-06-01 Hewlett-Packard Company Digital method and apparatus for reducing EMI emissions in digitally-clocked systems

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2757641B2 (ja) * 1991-12-09 1998-05-25 株式会社富士通ゼネラル カラー画像処理装置
JPH05242232A (ja) * 1992-02-28 1993-09-21 Hitachi Ltd 情報処理装置及び映像表示装置
JP4059279B2 (ja) * 1996-02-22 2008-03-12 セイコーエプソン株式会社 ドットクロック信号を調整するための方法及び装置
JP3349983B2 (ja) * 1999-05-14 2002-11-25 エヌイーシーマイクロシステム株式会社 半導体集積回路装置
KR100396880B1 (ko) * 2000-08-28 2003-09-02 삼성전자주식회사 가변 반송 주파수를 가지는 저잡음 주파수 변조기
JP2005091509A (ja) 2003-09-12 2005-04-07 Chi Mei Electronics Corp 画像表示装置および画像表示システム

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1043289C (zh) * 1992-11-05 1999-05-05 三星电子株式会社 防止视频处理器图象劣化的方法及其电路
US5909144A (en) * 1996-01-29 1999-06-01 Hewlett-Packard Company Digital method and apparatus for reducing EMI emissions in digitally-clocked systems

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
JP特开2001-296856A 2001.10.26
JP特开2005-91509A 2005.04.07

Also Published As

Publication number Publication date
CN101271679A (zh) 2008-09-24
US8878993B2 (en) 2014-11-04
JP2008233304A (ja) 2008-10-02
US20080231749A1 (en) 2008-09-25

Similar Documents

Publication Publication Date Title
EP0875882A3 (en) Multi-scan video timing generator for format conversion
JP4758506B2 (ja) クロック同期方法
KR970078508A (ko) 영상 신호 처리 장치
CN102262523B (zh) 显示卡、多屏幕显示系统、以及多屏幕同步显示方法
CN112653532B (zh) 时钟同步的方法、装置和系统
US20170344330A1 (en) Multi-display device
US7071996B2 (en) Synchronizing video formats with dissimilar timing
US8878993B2 (en) Image data processing apparatus
JP6351542B2 (ja) 回路基板、および表示装置
JPWO2016117052A1 (ja) 表示システム、表示装置、電子機器及び画像信号伝送方法
JP2005156731A (ja) 信号処理装置
TWI605717B (zh) 顯示控制裝置以及相應的顯示控制方法
JP6027739B2 (ja) 映像処理装置、映像処理方法、映像処理システムおよびプログラム
JP6343451B2 (ja) 動画再生装置、動画再生方法、及び動画再生プログラム
JP3838844B2 (ja) 基準信号生成装置及びその信号生成方法
JP2002190985A (ja) 多画面映像信号処理装置
CN112422770A (zh) 一种针对多台4k分辨率的视频处理器的同步方法及系统
MY146736A (en) Method and apparatus for synchronizing a clock generator in the presence of jittery clock sources
KR100266164B1 (ko) 분할된 화면 동기 구현 방법 및 장치(Method for Emboding Sync of Divided Picture and Apparatus thereof)
JP2000338926A (ja) 画像表示装置
JP4646637B2 (ja) ゲンロック装置
KR0147152B1 (ko) 메모리 어드레스를 이용한 다수화면분할 및 정지화면 구현 방법
JP2018132785A (ja) 回路基板、および表示装置
JP2846858B2 (ja) 2次元/3次元映像変換装置
JPWO2004031926A1 (ja) 同期制御装置および同期制御方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20100630

Termination date: 20151203

EXPY Termination of patent right or utility model