CN101149970A - 半导体存储器件 - Google Patents
半导体存储器件 Download PDFInfo
- Publication number
- CN101149970A CN101149970A CNA2007101535780A CN200710153578A CN101149970A CN 101149970 A CN101149970 A CN 101149970A CN A2007101535780 A CNA2007101535780 A CN A2007101535780A CN 200710153578 A CN200710153578 A CN 200710153578A CN 101149970 A CN101149970 A CN 101149970A
- Authority
- CN
- China
- Prior art keywords
- write
- storage unit
- bit line
- mentioned
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP256180/2006 | 2006-09-21 | ||
| JP2006256180A JP2008077768A (ja) | 2006-09-21 | 2006-09-21 | 半導体記憶装置 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN101149970A true CN101149970A (zh) | 2008-03-26 |
Family
ID=39224767
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNA2007101535780A Pending CN101149970A (zh) | 2006-09-21 | 2007-09-21 | 半导体存储器件 |
Country Status (3)
| Country | Link |
|---|---|
| US (2) | US7583543B2 (enExample) |
| JP (1) | JP2008077768A (enExample) |
| CN (1) | CN101149970A (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102339640A (zh) * | 2010-07-20 | 2012-02-01 | 台湾积体电路制造股份有限公司 | 静态随机存取存储器以及静态随机存取存储器方法 |
| CN102820053A (zh) * | 2008-10-13 | 2012-12-12 | 联发科技股份有限公司 | 静态随机存取存储器装置及其存取方法 |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008077768A (ja) * | 2006-09-21 | 2008-04-03 | Matsushita Electric Ind Co Ltd | 半導体記憶装置 |
| JP2008198242A (ja) * | 2007-02-08 | 2008-08-28 | Toshiba Corp | 半導体記憶装置 |
| US7864600B2 (en) * | 2008-06-19 | 2011-01-04 | Texas Instruments Incorporated | Memory cell employing reduced voltage |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3698929B2 (ja) | 1999-09-22 | 2005-09-21 | 日本電気株式会社 | 半導体記憶装置 |
| KR100419992B1 (ko) * | 2002-01-12 | 2004-02-26 | 삼성전자주식회사 | 유니-트랜지스터 랜덤 액세스 메모리 장치 및 그것의읽기, 쓰기 그리고 리프레쉬 방법 |
| JP4005535B2 (ja) * | 2003-07-02 | 2007-11-07 | 松下電器産業株式会社 | 半導体記憶装置 |
| JP2005056452A (ja) * | 2003-08-04 | 2005-03-03 | Hitachi Ltd | メモリ及び半導体装置 |
| JP4964421B2 (ja) * | 2004-02-25 | 2012-06-27 | 株式会社ジャパンディスプレイイースト | 表示装置 |
| WO2008032549A1 (fr) * | 2006-09-13 | 2008-03-20 | Nec Corporation | Dispositif de stockage semiconducteur |
| JP2008077768A (ja) * | 2006-09-21 | 2008-04-03 | Matsushita Electric Ind Co Ltd | 半導体記憶装置 |
| JP2008198242A (ja) * | 2007-02-08 | 2008-08-28 | Toshiba Corp | 半導体記憶装置 |
-
2006
- 2006-09-21 JP JP2006256180A patent/JP2008077768A/ja active Pending
-
2007
- 2007-09-13 US US11/898,543 patent/US7583543B2/en not_active Expired - Fee Related
- 2007-09-21 CN CNA2007101535780A patent/CN101149970A/zh active Pending
-
2009
- 2009-08-04 US US12/535,212 patent/US7974126B2/en not_active Expired - Fee Related
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102820053A (zh) * | 2008-10-13 | 2012-12-12 | 联发科技股份有限公司 | 静态随机存取存储器装置及其存取方法 |
| CN102820053B (zh) * | 2008-10-13 | 2015-09-30 | 联发科技股份有限公司 | 静态随机存取存储器装置及其存取方法 |
| CN102339640A (zh) * | 2010-07-20 | 2012-02-01 | 台湾积体电路制造股份有限公司 | 静态随机存取存储器以及静态随机存取存储器方法 |
| CN102339640B (zh) * | 2010-07-20 | 2014-02-19 | 台湾积体电路制造股份有限公司 | 静态随机存取存储器以及静态随机存取存储器方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| US20080074932A1 (en) | 2008-03-27 |
| US7583543B2 (en) | 2009-09-01 |
| US7974126B2 (en) | 2011-07-05 |
| JP2008077768A (ja) | 2008-04-03 |
| US20090290438A1 (en) | 2009-11-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US12347519B2 (en) | Methods for reading data from a storage buffer including delaying activation of a column select | |
| US5646903A (en) | Memory cell having a shared read/write line | |
| CN101154442A (zh) | 静态随机存取存储器宏和双端口静态随机存取存储器装置 | |
| EP0744073A1 (en) | A synchronous nand dram architecture | |
| TW201346911A (zh) | 內容定址記憶體系統 | |
| CN1199229A (zh) | 含有选择性预充电电路的低功率存储器 | |
| JP3754593B2 (ja) | データビットを記憶するメモリーセルを有する集積回路および集積回路において書き込みデータビットをメモリーセルに書き込む方法 | |
| US20050152204A1 (en) | Multi-port memory cells for use in FIFO applications that support data transfers between cache and supplemental memory arrays | |
| CN105118528B (zh) | 非挥发性记忆装置、可编程电路以及内容可定址记忆体 | |
| CN101409104B (zh) | 一种不挥发动态存储器 | |
| CN101149970A (zh) | 半导体存储器件 | |
| JP5703200B2 (ja) | 半導体記憶装置 | |
| WO2021057114A1 (zh) | 低功耗新型静态随机存取存储器的存储单元及应用 | |
| US20080247257A1 (en) | Memory data inversion architecture for minimizing power consumption | |
| CN102760487A (zh) | 一种高性能静态随机存储器内部最优分级的方法及其架构 | |
| TW421803B (en) | Semiconductor memory device | |
| JP2004127440A (ja) | マルチポートメモリ回路 | |
| KR102707728B1 (ko) | 리셋-셋 래치를 사용하는 싱글 엔드형 감지 메모리 | |
| US5729498A (en) | Reduced power consumption sram | |
| CN111554333A (zh) | 用于存储器架构的解码器结构 | |
| US6154394A (en) | Data input-output circuit and semiconductor data storage device provided therewith | |
| US8953390B2 (en) | Semiconductor memory device | |
| JP2012212480A (ja) | 半導体メモリ | |
| JP2001312888A (ja) | 半導体記憶装置 | |
| JPH103782A (ja) | 半導体記憶装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20080326 |