CN100524644C - 减小电解抛光工艺中的金属凹槽的虚拟结构 - Google Patents

减小电解抛光工艺中的金属凹槽的虚拟结构 Download PDF

Info

Publication number
CN100524644C
CN100524644C CNB028165098A CN02816509A CN100524644C CN 100524644 C CN100524644 C CN 100524644C CN B028165098 A CNB028165098 A CN B028165098A CN 02816509 A CN02816509 A CN 02816509A CN 100524644 C CN100524644 C CN 100524644C
Authority
CN
China
Prior art keywords
metal layer
semiconductor structure
dummy
dummy structures
structures
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB028165098A
Other languages
English (en)
Chinese (zh)
Other versions
CN1547763A (zh
Inventor
王晖
易培豪
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ACM Research Inc
Original Assignee
ACM Research Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ACM Research Inc filed Critical ACM Research Inc
Publication of CN1547763A publication Critical patent/CN1547763A/zh
Application granted granted Critical
Publication of CN100524644C publication Critical patent/CN100524644C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D5/00—Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
    • C25D5/02—Electroplating of selected surface areas
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D5/00—Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
    • C25D5/02—Electroplating of selected surface areas
    • C25D5/022—Electroplating of selected surface areas using masking means
    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D7/00—Electroplating characterised by the article coated
    • C25D7/12—Semiconductors
    • C25D7/123—Semiconductors first coated with a seed layer or a conductive layer
    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25F—PROCESSES FOR THE ELECTROLYTIC REMOVAL OF MATERIALS FROM OBJECTS; APPARATUS THEREFOR
    • C25F3/00—Electrolytic etching or polishing
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H10P95/04—Planarisation of conductive or resistive materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/062—Manufacture or treatment of conductive parts of the interconnections by smoothing of conductive parts, e.g. by planarisation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W42/00—Arrangements for protection of devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/43—Layouts of interconnections

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Electrochemistry (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
CNB028165098A 2001-08-23 2002-08-16 减小电解抛光工艺中的金属凹槽的虚拟结构 Expired - Fee Related CN100524644C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US31461701P 2001-08-23 2001-08-23
US60/314,617 2001-08-23

Publications (2)

Publication Number Publication Date
CN1547763A CN1547763A (zh) 2004-11-17
CN100524644C true CN100524644C (zh) 2009-08-05

Family

ID=23220680

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB028165098A Expired - Fee Related CN100524644C (zh) 2001-08-23 2002-08-16 减小电解抛光工艺中的金属凹槽的虚拟结构

Country Status (8)

Country Link
US (1) US20040253810A1 (https=)
EP (1) EP1419523A4 (https=)
JP (1) JP2005501412A (https=)
KR (1) KR101055564B1 (https=)
CN (1) CN100524644C (https=)
CA (1) CA2456301A1 (https=)
TW (1) TW573324B (https=)
WO (1) WO2003019641A1 (https=)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1505653A1 (en) * 2003-08-04 2005-02-09 STMicroelectronics S.r.l. Layout method for dummy structures and corresponding integrated circuit
US20050045993A1 (en) * 2003-08-28 2005-03-03 Sanyo Electric Co., Ltd. Semiconductor device with concave patterns in dielectric film and manufacturing method thereof
US7074710B2 (en) * 2004-11-03 2006-07-11 Lsi Logic Corporation Method of wafer patterning for reducing edge exclusion zone
JP5401135B2 (ja) * 2009-03-18 2014-01-29 株式会社ニューフレアテクノロジー 荷電粒子ビーム描画方法、荷電粒子ビーム描画装置及びプログラム
KR101067207B1 (ko) 2009-04-16 2011-09-22 삼성전기주식회사 트렌치 기판 및 그 제조방법
US20130075268A1 (en) * 2011-09-28 2013-03-28 Micron Technology, Inc. Methods of Forming Through-Substrate Vias
CN103692293B (zh) * 2012-09-27 2018-01-16 盛美半导体设备（上海）有限公司 无应力抛光装置及抛光方法
US8627243B1 (en) * 2012-10-12 2014-01-07 Taiwan Semiconductor Manufacturing Company, Ltd. Methods for optimizing conductor patterns for ECP and CMP in semiconductor processing
WO2014082197A1 (en) * 2012-11-27 2014-06-05 Acm Research (Shanghai) Inc. Method for forming interconnection structures
WO2019066792A1 (en) * 2017-09-27 2019-04-04 Intel Corporation INTEGRATED CIRCUIT COMPONENTS WITH FACIAL STRUCTURES
US20230335534A1 (en) * 2022-04-13 2023-10-19 Taiwan Semiconductor Manufacturing Co., Ltd. Integrated Circuit Packages and Methods of Forming the Same
JP2023183338A (ja) * 2022-06-15 2023-12-27 日本メクトロン株式会社 導電パターン形成方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5885856A (en) * 1996-08-21 1999-03-23 Motorola, Inc. Integrated circuit having a dummy structure and method of making
CN1264162A (zh) * 1999-02-13 2000-08-23 国际商业机器公司 用于铝化学抛光的虚拟图形
US6232231B1 (en) * 1998-08-31 2001-05-15 Cypress Semiconductor Corporation Planarized semiconductor interconnect topography and method for polishing a metal layer to form interconnect

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59182541A (ja) * 1983-04-01 1984-10-17 Hitachi Ltd 半導体装置の製造方法
US5677244A (en) * 1996-05-20 1997-10-14 Motorola, Inc. Method of alloying an interconnect structure with copper
US6017437A (en) * 1997-08-22 2000-01-25 Cutek Research, Inc. Process chamber and method for depositing and/or removing material on a substrate
US6309956B1 (en) * 1997-09-30 2001-10-30 Intel Corporation Fabricating low K dielectric interconnect systems by using dummy structures to enhance process
US6052375A (en) * 1997-11-26 2000-04-18 International Business Machines Corporation High speed internetworking traffic scaler and shaper
TW396524B (en) * 1998-06-26 2000-07-01 United Microelectronics Corp A method for fabricating dual damascene
US6395152B1 (en) * 1998-07-09 2002-05-28 Acm Research, Inc. Methods and apparatus for electropolishing metal interconnections on semiconductor devices
US6709565B2 (en) * 1998-10-26 2004-03-23 Novellus Systems, Inc. Method and apparatus for uniform electropolishing of damascene ic structures by selective agitation
US6259115B1 (en) * 1999-03-04 2001-07-10 Advanced Micro Devices, Inc. Dummy patterning for semiconductor manufacturing processes
US6239023B1 (en) * 1999-05-27 2001-05-29 Taiwan Semiconductor Manufacturing Company Method to reduce the damages of copper lines
US6459156B1 (en) * 1999-12-22 2002-10-01 Motorola, Inc. Semiconductor device, a process for a semiconductor device, and a process for making a masking database
JP2002158278A (ja) * 2000-11-20 2002-05-31 Hitachi Ltd 半導体装置およびその製造方法ならびに設計方法
US6486066B2 (en) * 2001-02-02 2002-11-26 Matrix Semiconductor, Inc. Method of generating integrated circuit feature layout for improved chemical mechanical polishing
US6852630B2 (en) * 2001-04-23 2005-02-08 Asm Nutool, Inc. Electroetching process and system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5885856A (en) * 1996-08-21 1999-03-23 Motorola, Inc. Integrated circuit having a dummy structure and method of making
US6232231B1 (en) * 1998-08-31 2001-05-15 Cypress Semiconductor Corporation Planarized semiconductor interconnect topography and method for polishing a metal layer to form interconnect
CN1264162A (zh) * 1999-02-13 2000-08-23 国际商业机器公司 用于铝化学抛光的虚拟图形

Also Published As

Publication number Publication date
KR101055564B1 (ko) 2011-08-08
CN1547763A (zh) 2004-11-17
EP1419523A4 (en) 2007-12-19
CA2456301A1 (en) 2003-03-06
KR20040027990A (ko) 2004-04-01
WO2003019641A1 (en) 2003-03-06
TW573324B (en) 2004-01-21
JP2005501412A (ja) 2005-01-13
US20040253810A1 (en) 2004-12-16
EP1419523A1 (en) 2004-05-19

Similar Documents

Publication Publication Date Title
US6946066B2 (en) Multi step electrodeposition process for reducing defects and minimizing film thickness
US10546743B2 (en) Advanced interconnect with air gap
US6071809A (en) Methods for forming high-performing dual-damascene interconnect structures
TW441015B (en) Dual-damascene interconnect structures and methods for fabricating same
US7208404B2 (en) Method to reduce Rs pattern dependence effect
CN100524644C (zh) 减小电解抛光工艺中的金属凹槽的虚拟结构
US9633986B2 (en) Technique for fabrication of microelectronic capacitors and resistors
US7146593B2 (en) Method of implementing polishing uniformity and modifying layout data
JP2005500687A (ja) 平面化法と電解研磨との組み合わせを使用する半導体構造物の形成
US9418933B2 (en) Through-substrate via formation with improved topography control
US10770395B2 (en) Silicon carbide and silicon nitride interconnects
US6403466B1 (en) Post-CMP-Cu deposition and CMP to eliminate surface voids
US7619310B2 (en) Semiconductor interconnect and method of making same
US6071814A (en) Selective electroplating of copper for damascene process
US6709974B2 (en) Method of preventing seam defects in isolated lines
US6368965B1 (en) Method for low stress plating of semiconductor vias and channels
US6811670B2 (en) Method for forming cathode contact areas for an electroplating process
KR100559041B1 (ko) 반도체 소자의 구리 배선 형성 방법
US20010042917A1 (en) Semiconductor interconnect barrier and manufacturing method thereof
US6977216B2 (en) Method for forming metal wire in semiconductor device
KR100396878B1 (ko) 도금을 이용한 금속배선 형성방법 및 그에 따라 제조된반도체 소자
US6797144B2 (en) Method for reducing surface defects in an electrodeposition process
CN102124553A (zh) 包含要求金属层与衬底之间的电压阈值的工艺的用于制造集成电子电路的工艺
TWI576960B (zh) 無電鍍形成的半導體裝置的接觸元件及用減少的剪力移除過多的材料
JP2000235981A (ja) 二重波形模様、波形模様、および相互接続の形成方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20090805

Termination date: 20180816

CF01 Termination of patent right due to non-payment of annual fee