CN100505107C - 测试装置、相位调整方法及存储器控制器 - Google Patents

测试装置、相位调整方法及存储器控制器 Download PDF

Info

Publication number
CN100505107C
CN100505107C CNB2005800101694A CN200580010169A CN100505107C CN 100505107 C CN100505107 C CN 100505107C CN B2005800101694 A CNB2005800101694 A CN B2005800101694A CN 200580010169 A CN200580010169 A CN 200580010169A CN 100505107 C CN100505107 C CN 100505107C
Authority
CN
China
Prior art keywords
output
timing
signal
mentioned
comparator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB2005800101694A
Other languages
English (en)
Chinese (zh)
Other versions
CN1938788A (zh
Inventor
佐藤新哉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advantest Corp
Original Assignee
Advantest Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advantest Corp filed Critical Advantest Corp
Publication of CN1938788A publication Critical patent/CN1938788A/zh
Application granted granted Critical
Publication of CN100505107C publication Critical patent/CN100505107C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/028—Detection or location of defective auxiliary circuits, e.g. defective refresh counters with adaption or trimming of parameters
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G11C29/50012—Marginal testing, e.g. race, voltage or current testing of timing
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
    • G11C29/56012—Timing aspects, clock generation, synchronisation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
    • G11C2029/5602—Interface to device under test

Landscapes

  • Tests Of Electronic Circuits (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Manipulation Of Pulses (AREA)
CNB2005800101694A 2004-04-05 2005-03-25 测试装置、相位调整方法及存储器控制器 Expired - Fee Related CN100505107C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP111494/2004 2004-04-05
JP2004111494A JP4451189B2 (ja) 2004-04-05 2004-04-05 試験装置、位相調整方法、及びメモリコントローラ

Publications (2)

Publication Number Publication Date
CN1938788A CN1938788A (zh) 2007-03-28
CN100505107C true CN100505107C (zh) 2009-06-24

Family

ID=35125332

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2005800101694A Expired - Fee Related CN100505107C (zh) 2004-04-05 2005-03-25 测试装置、相位调整方法及存储器控制器

Country Status (6)

Country Link
US (1) US7266738B2 (https=)
JP (1) JP4451189B2 (https=)
KR (1) KR100840800B1 (https=)
CN (1) CN100505107C (https=)
DE (1) DE112005000745T5 (https=)
WO (1) WO2005098868A1 (https=)

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7254763B2 (en) * 2004-09-01 2007-08-07 Agere Systems Inc. Built-in self test for memory arrays using error correction coding
KR100639678B1 (ko) * 2004-11-16 2006-10-30 삼성전자주식회사 테스트 장치
US7573957B2 (en) * 2005-09-23 2009-08-11 Teradyne, Inc. Strobe technique for recovering a clock in a digital signal
US7856578B2 (en) * 2005-09-23 2010-12-21 Teradyne, Inc. Strobe technique for test of digital signal timing
US7574632B2 (en) * 2005-09-23 2009-08-11 Teradyne, Inc. Strobe technique for time stamping a digital signal
JP4949707B2 (ja) * 2006-03-22 2012-06-13 ルネサスエレクトロニクス株式会社 半導体装置及びそのテスト方法
US7603246B2 (en) * 2006-03-31 2009-10-13 Nvidia Corporation Data interface calibration
US7715251B2 (en) * 2006-10-25 2010-05-11 Hewlett-Packard Development Company, L.P. Memory access strobe configuration system and process
US7797121B2 (en) * 2007-06-07 2010-09-14 Advantest Corporation Test apparatus, and device for calibration
JP4985177B2 (ja) * 2007-07-25 2012-07-25 富士通株式会社 高速製品の試験方法及び装置
WO2009025020A1 (ja) * 2007-08-20 2009-02-26 Advantest Corporation 試験装置、試験方法、および、製造方法
US8521979B2 (en) 2008-05-29 2013-08-27 Micron Technology, Inc. Memory systems and methods for controlling the timing of receiving read data
US7855931B2 (en) 2008-07-21 2010-12-21 Micron Technology, Inc. Memory system and method using stacked memory device dice, and system using the memory system
US8756486B2 (en) 2008-07-02 2014-06-17 Micron Technology, Inc. Method and apparatus for repairing high capacity/high bandwidth memory devices
US8289760B2 (en) 2008-07-02 2012-10-16 Micron Technology, Inc. Multi-mode memory device and method having stacked memory dice, a logic die and a command processing circuit and operating in direct and indirect modes
JP5171442B2 (ja) * 2008-07-08 2013-03-27 株式会社アドバンテスト マルチストローブ回路および試験装置
US7808849B2 (en) * 2008-07-08 2010-10-05 Nvidia Corporation Read leveling of memory units designed to receive access requests in a sequential chained topology
US7796465B2 (en) * 2008-07-09 2010-09-14 Nvidia Corporation Write leveling of memory units designed to receive access requests in a sequential chained topology
US8461884B2 (en) * 2008-08-12 2013-06-11 Nvidia Corporation Programmable delay circuit providing for a wide span of delays
US7768255B2 (en) * 2008-08-28 2010-08-03 Advantest Corporation Interconnection substrate, skew measurement method, and test apparatus
KR101221080B1 (ko) * 2008-11-19 2013-01-11 가부시키가이샤 어드밴티스트 시험 장치, 시험 방법, 및 프로그램
US8274272B2 (en) * 2009-02-06 2012-09-25 Advanced Micro Devices, Inc. Programmable delay module testing device and methods thereof
JP5311047B2 (ja) * 2009-09-11 2013-10-09 日本電気株式会社 半導体記憶装置の試験方法
JP5477062B2 (ja) * 2010-03-08 2014-04-23 富士通セミコンダクター株式会社 半導体集積回路の試験装置、試験方法、及びプログラム
US8400808B2 (en) 2010-12-16 2013-03-19 Micron Technology, Inc. Phase interpolators and push-pull buffers
US8612815B2 (en) * 2011-12-16 2013-12-17 International Business Machines Corporation Asynchronous circuit with an at-speed built-in self-test (BIST) architecture
US8972818B2 (en) * 2012-10-05 2015-03-03 Qualcomm Incorporated Algorithm for optimal usage of external memory tuning sequence
US9171597B2 (en) * 2013-08-30 2015-10-27 Micron Technology, Inc. Apparatuses and methods for providing strobe signals to memories
CN104764914A (zh) * 2014-01-03 2015-07-08 致茂电子股份有限公司 误差补偿方法与应用此方法的自动测试设备
CN104616697A (zh) * 2014-12-17 2015-05-13 曙光信息产业(北京)有限公司 Qdr-sram的时钟相位调整方法和装置
TWI562541B (en) * 2015-12-09 2016-12-11 Chroma Ate Inc Wave form generating apparatus capable of calibration and calibrating method thereof
US10867642B2 (en) 2016-05-17 2020-12-15 Taiwan Semiconductor Manufacturing Company Limited Active random access memory
CN114062889B (zh) * 2020-08-04 2024-08-27 瑞昱半导体股份有限公司 检测电路运行速度的余量的装置
CN113868107B (zh) * 2021-09-10 2024-04-26 长沙市致存科技有限责任公司 存储产品后端io的自适应调整方法、装置、设备及介质
US11726904B2 (en) 2021-09-23 2023-08-15 International Business Machines Corporation Controlled input/output in progress state during testcase processing
CN114116581A (zh) * 2021-10-14 2022-03-01 北京国科天迅科技有限公司 提高高速串行总线突发传输响应性能的方法及装置
KR20240056205A (ko) * 2022-10-21 2024-04-30 매그나칩믹스드시그널 유한회사 메모리 리페어 장치

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6189121B1 (en) * 1995-12-15 2001-02-13 Nec Corporation Semiconductor device containing a self-test circuit
JP2001222897A (ja) * 2000-02-04 2001-08-17 Advantest Corp 半導体試験装置
CN1321891A (zh) * 2000-04-13 2001-11-14 株式会社鼎新 故障检测半导体测试系统
JP2002181899A (ja) * 2000-12-15 2002-06-26 Advantest Corp タイミング校正方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3636506B2 (ja) * 1995-06-19 2005-04-06 株式会社アドバンテスト 半導体試験装置
JP3607325B2 (ja) * 1994-09-22 2005-01-05 株式会社アドバンテスト 半導体試験装置用比較回路
US5732047A (en) * 1995-12-12 1998-03-24 Advantest Corporation Timing comparator circuit for use in device testing apparatus
TW343282B (en) * 1996-06-14 1998-10-21 Adoban Tesuto Kk Testing device for a semiconductor device
JP3718374B2 (ja) * 1999-06-22 2005-11-24 株式会社東芝 メモリ混載半導体集積回路装置及びそのテスト方法
US6586924B1 (en) * 1999-08-16 2003-07-01 Advantest Corporation Method for correcting timing for IC tester and IC tester having correcting function using the correcting method
JP4291494B2 (ja) * 2000-04-04 2009-07-08 株式会社アドバンテスト Ｉｃ試験装置のタイミング校正装置
JP2003098235A (ja) * 2001-09-27 2003-04-03 Matsushita Electric Ind Co Ltd 半導体集積回路およびその検査方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6189121B1 (en) * 1995-12-15 2001-02-13 Nec Corporation Semiconductor device containing a self-test circuit
JP2001222897A (ja) * 2000-02-04 2001-08-17 Advantest Corp 半導体試験装置
CN1321891A (zh) * 2000-04-13 2001-11-14 株式会社鼎新 故障检测半导体测试系统
JP2002181899A (ja) * 2000-12-15 2002-06-26 Advantest Corp タイミング校正方法

Also Published As

Publication number Publication date
KR100840800B1 (ko) 2008-06-23
CN1938788A (zh) 2007-03-28
WO2005098868A1 (ja) 2005-10-20
US20060041799A1 (en) 2006-02-23
KR20070001264A (ko) 2007-01-03
JP2005293808A (ja) 2005-10-20
JP4451189B2 (ja) 2010-04-14
DE112005000745T5 (de) 2007-02-22
US7266738B2 (en) 2007-09-04

Similar Documents

Publication Publication Date Title
CN100505107C (zh) 测试装置、相位调整方法及存储器控制器
KR100262707B1 (ko) Dram컨트롤러
US6496043B1 (en) Method and apparatus for measuring the phase of captured read data
US6868047B2 (en) Compact ATE with time stamp system
US7619404B2 (en) System and method for testing integrated circuit timing margins
US8941423B2 (en) Method for operating a circuit including a timing calibration function
US20020026613A1 (en) Semiconductor device capable of adjusting timing of input waveform by tester with high accuracy
US8269538B2 (en) Signal alignment system
US8209560B2 (en) Transmission system where a first device generates information for controlling transmission and latch timing for a second device
US7406646B2 (en) Multi-strobe apparatus, testing apparatus, and adjusting method
US20080181047A1 (en) Semiconductor device
US7796465B2 (en) Write leveling of memory units designed to receive access requests in a sequential chained topology
US7307895B2 (en) Self test for the phase angle of the data read clock signal DQS
US7697371B2 (en) Circuit and method for calibrating data control signal
JP4477450B2 (ja) タイミング発生器、試験装置、及びスキュー調整方法
US7493461B1 (en) Dynamic phase alignment for resynchronization of captured data
US10902896B2 (en) Memory circuit and method thereof
JP4162810B2 (ja) 半導体デバイス試験装置のタイミング位相校正方法・装置
US7710792B2 (en) Semiconductor device
JP2004125573A (ja) マルチストローブ装置、試験装置、及び調整方法
US7495429B2 (en) Apparatus and method for test, characterization, and calibration of microprocessor-based and digital signal processor-based integrated circuit digital delay lines
US20030187599A1 (en) Circuit for measuring rising or falling time of high-speed data and method thereof
CN120492246A (zh) 芯片测试方法和电子设备
CN121747667A (zh) 存储器参数校正测试系统及方法
CN101789782A (zh) 动态调整电路系统的时钟的方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20090624

Termination date: 20110325