CH640646A5 - Dispositif de partage temporel de l'acces a une memoire principale connectee a un bus unique entre un calculateur central et une pluralite de calculateurs peripheriques. - Google Patents
Dispositif de partage temporel de l'acces a une memoire principale connectee a un bus unique entre un calculateur central et une pluralite de calculateurs peripheriques. Download PDFInfo
- Publication number
- CH640646A5 CH640646A5 CH199781A CH199781A CH640646A5 CH 640646 A5 CH640646 A5 CH 640646A5 CH 199781 A CH199781 A CH 199781A CH 199781 A CH199781 A CH 199781A CH 640646 A5 CH640646 A5 CH 640646A5
- Authority
- CH
- Switzerland
- Prior art keywords
- bus
- computers
- peripheral
- access
- computer
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
- G06F13/366—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using a centralised polling arbiter
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
- Multi Processors (AREA)
- Computer And Data Communications (AREA)
- Small-Scale Networks (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR7919505A FR2462745B1 (fr) | 1979-07-30 | 1979-07-30 | Dispositif de partage temporel de l'acces a une memoire connectee a un bus unique entre un calculateur central et une pluralite de calculateurs peripheriques |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CH640646A5 true CH640646A5 (fr) | 1984-01-13 |
Family
ID=9228411
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CH199781A CH640646A5 (fr) | 1979-07-30 | 1980-07-10 | Dispositif de partage temporel de l'acces a une memoire principale connectee a un bus unique entre un calculateur central et une pluralite de calculateurs peripheriques. |
Country Status (25)
Families Citing this family (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4574350A (en) * | 1982-05-19 | 1986-03-04 | At&T Bell Laboratories | Shared resource locking apparatus |
| GB2170624B (en) * | 1982-06-05 | 1987-06-10 | British Aerospace | Communication between computers |
| GB2123189B (en) * | 1982-06-05 | 1987-06-10 | British Aerospace | Communication between computers |
| US4484273A (en) * | 1982-09-03 | 1984-11-20 | Sequoia Systems, Inc. | Modular computer system |
| US4831358A (en) * | 1982-12-21 | 1989-05-16 | Texas Instruments Incorporated | Communications system employing control line minimization |
| US4868742A (en) * | 1984-06-20 | 1989-09-19 | Convex Computer Corporation | Input/output bus for system which generates a new header parcel when an interrupted data block transfer between a computer and peripherals is resumed |
| JPS61166668A (ja) * | 1985-01-19 | 1986-07-28 | Panafacom Ltd | 多重プロセツサ制御方式 |
| US4918598A (en) * | 1985-08-14 | 1990-04-17 | Apple Computer, Inc. | Method for selectively activating and deactivating devices having same first address and different extended addresses |
| US4910655A (en) * | 1985-08-14 | 1990-03-20 | Apple Computer, Inc. | Apparatus for transferring signals and data under the control of a host computer |
| US4912627A (en) * | 1985-08-14 | 1990-03-27 | Apple Computer, Inc. | Method for storing a second number as a command address of a first peripheral device and a third number as a command address of a second peripheral device |
| US4875158A (en) * | 1985-08-14 | 1989-10-17 | Apple Computer, Inc. | Method for requesting service by a device which generates a service request signal successively until it is serviced |
| JP2749819B2 (ja) * | 1987-10-26 | 1998-05-13 | 松下電工株式会社 | 共有メモリ制御方式 |
| US5293493A (en) * | 1989-10-27 | 1994-03-08 | International Business Machines Corporation | Preemption control for central processor with cache |
| FR2654531A1 (fr) * | 1989-11-13 | 1991-05-17 | Diatech France Sarl | Dispositif d'interconnection sur le meme bus de plusieurs microprocesseurs 16 bits. |
| FR2664772A1 (fr) * | 1990-07-13 | 1992-01-17 | Thomson Csf | Reseau local d'intercommunication de modules de traitement de donnees. |
| SE9203016L (sv) * | 1992-10-14 | 1994-04-15 | Ericsson Telefon Ab L M | Signalbehandlingssystem med delat dataminne |
| JP3615409B2 (ja) * | 1999-01-29 | 2005-02-02 | 沖電気工業株式会社 | パケット通信装置 |
| US6374319B1 (en) | 1999-06-22 | 2002-04-16 | Philips Electronics North America Corporation | Flag-controlled arbitration of requesting agents |
| US6675268B1 (en) * | 2000-12-11 | 2004-01-06 | Lsi Logic Corporation | Method and apparatus for handling transfers of data volumes between controllers in a storage environment having multiple paths to the data volumes |
| CN100354849C (zh) * | 2004-05-14 | 2007-12-12 | 凌阳科技股份有限公司 | 加强型可扩充分时总线架构 |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB904334A (en) * | 1959-02-04 | 1962-08-29 | Int Computers & Tabulators Ltd | Improvements in or relating to data handling equipment |
| US3289168A (en) * | 1962-07-31 | 1966-11-29 | Ibm | Interrupt control system |
| US3629854A (en) * | 1969-07-22 | 1971-12-21 | Burroughs Corp | Modular multiprocessor system with recirculating priority |
| FR2273317B1 (US06304903-20011016-C00005.png) * | 1974-05-28 | 1976-10-15 | Philips Electrologica | |
| US3959775A (en) * | 1974-08-05 | 1976-05-25 | Gte Automatic Electric Laboratories Incorporated | Multiprocessing system implemented with microprocessors |
| NL7411989A (nl) * | 1974-09-10 | 1976-03-12 | Philips Nv | Computersysteem met busstruktuur. |
| US4034347A (en) * | 1975-08-08 | 1977-07-05 | Bell Telephone Laboratories, Incorporated | Method and apparatus for controlling a multiprocessor system |
| JPS5837585B2 (ja) * | 1975-09-30 | 1983-08-17 | 株式会社東芝 | ケイサンキソウチ |
| DE2546202A1 (de) * | 1975-10-15 | 1977-04-28 | Siemens Ag | Rechnersystem aus mehreren miteinander verbundenen und zusammenwirkenden einzelrechnern und verfahren zum betrieb des rechnersystems |
| JPS5812611B2 (ja) * | 1975-10-15 | 1983-03-09 | 株式会社東芝 | デ−タテンソウセイギヨホウシキ |
| JPS5296836A (en) * | 1976-02-10 | 1977-08-15 | Toshiba Corp | Multiplex data processing system |
| US4104720A (en) * | 1976-11-29 | 1978-08-01 | Data General Corporation | CPU/Parallel processor interface with microcode extension |
| US4128876A (en) * | 1977-04-28 | 1978-12-05 | International Business Machines Corporation | Synchronous microcode generated interface for system of microcoded data processors |
-
1979
- 1979-07-30 FR FR7919505A patent/FR2462745B1/fr not_active Expired
-
1980
- 1980-07-10 AT AT0907980A patent/AT385605B/de not_active IP Right Cessation
- 1980-07-10 CH CH199781A patent/CH640646A5/fr not_active IP Right Cessation
- 1980-07-10 GB GB8109659A patent/GB2070826B/en not_active Expired
- 1980-07-10 DE DE803049774T patent/DE3049774T1/de active Granted
- 1980-07-10 NL NL8020243A patent/NL8020243A/nl not_active Application Discontinuation
- 1980-07-10 JP JP50147580A patent/JPS56500946A/ja active Pending
- 1980-07-10 BR BR8008770A patent/BR8008770A/pt unknown
- 1980-07-10 AU AU60575/80A patent/AU544135B2/en not_active Ceased
- 1980-07-10 WO PCT/FR1980/000117 patent/WO1981000468A1/fr active Application Filing
- 1980-07-14 ZA ZA00804217A patent/ZA804217B/xx unknown
- 1980-07-15 IT IT49247/80A patent/IT1129026B/it active
- 1980-07-16 CA CA000356294A patent/CA1172769A/fr not_active Expired
- 1980-07-16 ES ES493412A patent/ES8104879A1/es not_active Expired
- 1980-07-21 MA MA19114A patent/MA18914A1/fr unknown
- 1980-07-24 MX MX183287A patent/MX147199A/es unknown
- 1980-07-27 DD DD80222944A patent/DD152436A5/de unknown
- 1980-07-28 BE BE1/9907A patent/BE884502A/fr not_active IP Right Cessation
- 1980-07-28 LU LU82660A patent/LU82660A1/fr unknown
- 1980-07-29 OA OA57186A patent/OA06591A/xx unknown
- 1980-07-30 AR AR281985A patent/AR228432A1/es active
-
1981
- 1981-03-27 SE SE8101979A patent/SE442352B/sv not_active Application Discontinuation
-
1984
- 1984-02-21 US US06/581,813 patent/US4611275A/en not_active Expired - Fee Related
- 1984-08-06 SG SG55084A patent/SG55084G/en unknown
-
1985
- 1985-01-10 HK HK26/85A patent/HK2685A/xx unknown
Also Published As
| Publication number | Publication date |
|---|---|
| OA06591A (fr) | 1981-08-31 |
| SG55084G (en) | 1985-03-08 |
| IT1129026B (it) | 1986-06-04 |
| FR2462745A1 (fr) | 1981-02-13 |
| SE8101979L (sv) | 1981-03-27 |
| US4611275A (en) | 1986-09-09 |
| ZA804217B (en) | 1981-07-29 |
| AT385605B (de) | 1988-04-25 |
| JPS56500946A (US06304903-20011016-C00005.png) | 1981-07-09 |
| DE3049774C2 (US06304903-20011016-C00005.png) | 1988-09-01 |
| BE884502A (fr) | 1980-11-17 |
| AU6057580A (en) | 1981-03-03 |
| HK2685A (en) | 1985-01-18 |
| SE442352B (sv) | 1985-12-16 |
| ES493412A0 (es) | 1981-05-16 |
| ATA907980A (de) | 1987-09-15 |
| GB2070826A (en) | 1981-09-09 |
| NL8020243A (nl) | 1981-06-16 |
| WO1981000468A1 (fr) | 1981-02-19 |
| LU82660A1 (fr) | 1980-10-24 |
| MA18914A1 (fr) | 1981-04-01 |
| AR228432A1 (es) | 1983-03-15 |
| ES8104879A1 (es) | 1981-05-16 |
| IT8049247A0 (it) | 1980-07-15 |
| BR8008770A (pt) | 1981-05-26 |
| AU544135B2 (en) | 1985-05-16 |
| FR2462745B1 (fr) | 1986-01-03 |
| GB2070826B (en) | 1984-05-16 |
| DE3049774T1 (de) | 1982-02-25 |
| MX147199A (es) | 1982-10-20 |
| DD152436A5 (de) | 1981-11-25 |
| CA1172769A (fr) | 1984-08-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CH640646A5 (fr) | Dispositif de partage temporel de l'acces a une memoire principale connectee a un bus unique entre un calculateur central et une pluralite de calculateurs peripheriques. | |
| FR2528195A1 (fr) | Systeme de communication entre ordinateurs | |
| FR2667706A1 (fr) | Antememoire hierarchique a circuits integres. | |
| EP0063071B1 (fr) | Procédé et dispositif de transmission de données numériques | |
| FR2519441A1 (fr) | Systeme de selection de priorite pour l'acces a un bus utilise en mode partage | |
| BE897586A (fr) | Circuit parallele de controle de redondance cyclique | |
| CA1169575A (fr) | Systeme de transmission rapide de messages entre calculateurs | |
| EP0166062B1 (fr) | Dispositif d'arbitrage d'accès à une ressource partagée | |
| EP0012664A1 (fr) | Dispositif de détection automatique de la capacité de mémoire d'un système de traitement ou de transmission de l'information | |
| EP0166838A1 (fr) | Procédé et dispositif pour détecter une configuration de bits particulière dans un train de bits en série | |
| EP0107998A1 (fr) | Autocommutateur électronique temporel numérique MIC à architecture décentralisée | |
| WO2002052389A2 (fr) | Methode anti-clonage d'un module de securite | |
| FR2602601A1 (fr) | Systeme d'initialisation de memoires | |
| FR2717591A1 (fr) | Mémoire virtuelle d'interconnexion notamment pour la mise en communication de terminaux de télécommunication fonctionnant à des fréquences différentes. | |
| FR2501937A1 (fr) | Dispositif de commutation de voies de transmission de donnees | |
| EP0052863B1 (fr) | Dispositif d'adressage d'un ensemble d'enregistreurs d'un central de commutation | |
| EP0344052B1 (fr) | Mémoire modulaire | |
| FR2717921A1 (fr) | Dispositif de gestion de conflit d'accès entre un CPU et des mémoires. | |
| CH631018A5 (en) | Data processing installation | |
| FR2742894A1 (fr) | Systeme d'echange d'informations entre plusieurs operateurs | |
| FR2487549A1 (fr) | Disposition de circuit pour le transfert rapide de donnees entre la memoire d'un ordinateur electronique et les unites d'interface des peripheriques qui sont connectees a ce dernier | |
| FR2574960A1 (fr) | Module d'echanges de donnees entre des processeurs de traitement relies a ce module par un bus global et une unite peripherique reliee a ce module | |
| EP0716546B1 (fr) | Procédé d'adressage d'usagers dans un système de télévision à accès réservé | |
| EP1125259A1 (fr) | Dispositif et procede pour la securisation d'un circuit integre | |
| FR2579343A1 (fr) | Appareil et procede pour utiliser une unite auxiliaire de memoire de donnees dans un systeme de traitement de donnees comportant des unites distinctes de memoire de programme et de memoire de donnees |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PUE | Assignment |
Owner name: JS TELECOM |
|
| PL | Patent ceased |