CA2028230A1 - Circuit arithmetique pour calculer et totaliser les valeurs absolues de la difference entre deux grandeurs numeriques - Google Patents

Circuit arithmetique pour calculer et totaliser les valeurs absolues de la difference entre deux grandeurs numeriques

Info

Publication number
CA2028230A1
CA2028230A1 CA2028230A CA2028230A CA2028230A1 CA 2028230 A1 CA2028230 A1 CA 2028230A1 CA 2028230 A CA2028230 A CA 2028230A CA 2028230 A CA2028230 A CA 2028230A CA 2028230 A1 CA2028230 A1 CA 2028230A1
Authority
CA
Canada
Prior art keywords
addition result
result
value
sum
inverted
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2028230A
Other languages
English (en)
Other versions
CA2028230C (fr
Inventor
Toshiyuki Kanoh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of CA2028230A1 publication Critical patent/CA2028230A1/fr
Application granted granted Critical
Publication of CA2028230C publication Critical patent/CA2028230C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/544—Indexing scheme relating to group G06F7/544
    • G06F2207/5442—Absolute difference

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
CA002028230A 1989-10-23 1990-10-22 Circuit arithmetique pour calculer et totaliser les valeurs absolues de la difference entre deux grandeurs numeriques Expired - Fee Related CA2028230C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP1276872A JPH03136166A (ja) 1989-10-23 1989-10-23 演算回路
JP276872/1989 1989-10-23

Publications (2)

Publication Number Publication Date
CA2028230A1 true CA2028230A1 (fr) 1991-04-24
CA2028230C CA2028230C (fr) 1994-07-05

Family

ID=17575585

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002028230A Expired - Fee Related CA2028230C (fr) 1989-10-23 1990-10-22 Circuit arithmetique pour calculer et totaliser les valeurs absolues de la difference entre deux grandeurs numeriques

Country Status (4)

Country Link
US (1) US5040136A (fr)
EP (1) EP0424838A3 (fr)
JP (1) JPH03136166A (fr)
CA (1) CA2028230C (fr)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3304971B2 (ja) * 1990-07-23 2002-07-22 沖電気工業株式会社 絶対値演算回路
JP2601960B2 (ja) * 1990-11-15 1997-04-23 インターナショナル・ビジネス・マシーンズ・コーポレイション データ処理方法及びその装置
JPH05216624A (ja) * 1992-02-03 1993-08-27 Mitsubishi Electric Corp 演算装置
US5610850A (en) * 1992-06-01 1997-03-11 Sharp Kabushiki Kaisha Absolute difference accumulator circuit
US5563813A (en) * 1994-06-01 1996-10-08 Industrial Technology Research Institute Area/time-efficient motion estimation micro core
US6377970B1 (en) * 1998-03-31 2002-04-23 Intel Corporation Method and apparatus for computing a sum of packed data elements using SIMD multiply circuitry

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3829671A (en) * 1973-04-25 1974-08-13 Westinghouse Electric Corp Method and circuit for calculating the square root of the sum of two squares
JPS61214025A (ja) * 1985-03-20 1986-09-22 Mitsubishi Electric Corp 差の絶対値比較回路
CA1257003A (fr) * 1985-06-19 1989-07-04 Tadayoshi Enomoto Circuit arithmetique
US4825400A (en) * 1986-01-13 1989-04-25 General Electric Company Floating point accumulator circuit
JPH0650462B2 (ja) * 1986-02-18 1994-06-29 日本電気株式会社 シフト数制御回路
JPS6395533A (ja) * 1986-10-09 1988-04-26 Mitsubishi Electric Corp 論理回路
JPH01204138A (ja) * 1988-02-09 1989-08-16 Nec Corp 演算回路

Also Published As

Publication number Publication date
JPH03136166A (ja) 1991-06-10
CA2028230C (fr) 1994-07-05
EP0424838A3 (en) 1992-09-02
US5040136A (en) 1991-08-13
EP0424838A2 (fr) 1991-05-02

Similar Documents

Publication Publication Date Title
EP0328063A3 (fr) Circuit de calcul de valeur absolue ayant un seul additionneur
TW278152B (en) A design method of clock generating circuit and pll circuit and semi-conductor device combined with clock generating circuit
ATE128254T1 (de) Digitale taktpufferschaltung mit regelbarer verzögerung.
CA2138733A1 (fr) Indicateur d'integrite pour produits perissables
JPS55115753A (en) Pcm signal transmission method
TW364076B (en) Apparatus and method for generating a phase-controlled clock signal
NO168216C (no) Fremgangsmaate til opprettelse av mellomrommet mellom tilstoetende tegn i et system for aa danne tekstlinjer
JPS54125585A (en) Profiling control system
JPS5633703A (en) Signal converting circuit
EP0267553A3 (fr) Circuit numérique de verrouillage et de gain
EP0347983A3 (fr) Circuit électronique de commande de délai
CA2028230A1 (fr) Circuit arithmetique pour calculer et totaliser les valeurs absolues de la difference entre deux grandeurs numeriques
EP0379384A3 (fr) Circuit d'ajustement de phase
JPS5668073A (en) Outline correcting device of video signal
EP0303706A4 (fr) Procede de generation de surfaces courbes.
JPS56169479A (en) Clamp circuit
JPS57179979A (en) Clock signal generating circuit
KR970057913A (ko) Mpeg-2 복호화기의 역양자화기
JPS5694859A (en) Data transmission system
TW371344B (en) Circuit for generating internal column address suitable for burst mode
JPS5323213A (en) Transceiver
CA2051583A1 (fr) Interpolateur pour accroitre le debit de mots dans un signal numerique
JPS56124949A (en) Code converting circuit
AU1065597A (en) A method of generating an output signal in response to an external signal and a first reference signal, as well as digital phase-locked circuit having a voltage-controlled oscillator
SU1172045A1 (ru) Устройство дл формировани биимпульсного сигнала

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed