CA1175581A - Data processing machine with improved cache memory management - Google Patents
Data processing machine with improved cache memory managementInfo
- Publication number
- CA1175581A CA1175581A CA000393741A CA393741A CA1175581A CA 1175581 A CA1175581 A CA 1175581A CA 000393741 A CA000393741 A CA 000393741A CA 393741 A CA393741 A CA 393741A CA 1175581 A CA1175581 A CA 1175581A
- Authority
- CA
- Canada
- Prior art keywords
- cache
- data
- memory
- central processor
- processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
- G06F12/0855—Overlapped cache accessing, e.g. pipeline
- G06F12/0857—Overlapped cache accessing, e.g. pipeline by multiple requestors
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Multi Processors (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US22315481A | 1981-01-07 | 1981-01-07 | |
| US223,154 | 1988-07-22 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1175581A true CA1175581A (en) | 1984-10-02 |
Family
ID=22835271
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA000393741A Expired CA1175581A (en) | 1981-01-07 | 1982-01-07 | Data processing machine with improved cache memory management |
Country Status (10)
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS617967A (ja) * | 1984-06-15 | 1986-01-14 | インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション | Ｉ／ｏコントロ−ラ |
| AU5634086A (en) * | 1985-05-06 | 1986-11-13 | Wang Laboratories, Inc. | Information processing system with enhanced instruction execution and support control |
| US4814981A (en) * | 1986-09-18 | 1989-03-21 | Digital Equipment Corporation | Cache invalidate protocol for digital data processing system |
| DE3920883A1 (de) * | 1989-06-26 | 1991-01-03 | Siemens Ag | Verfahren und anordnung zur erhoehung der verarbeitungsgeschwindigkeit der zentraleinheit einer datenverarbeitungsanlage |
| JPH03189845A (ja) * | 1989-12-13 | 1991-08-19 | Internatl Business Mach Corp <Ibm> | 階層メモリ・システムおよびキヤツシユ・メモリ・サブシステム |
| JPH0756815A (ja) * | 1993-07-28 | 1995-03-03 | Internatl Business Mach Corp <Ibm> | キャッシュ動作方法及びキャッシュ |
| JP5494643B2 (ja) | 2009-02-20 | 2014-05-21 | 旭硝子株式会社 | エレクトレットの製造方法及び静電誘導型変換素子 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3588829A (en) * | 1968-11-14 | 1971-06-28 | Ibm | Integrated memory system with block transfer to a buffer store |
| JPS51148334A (en) * | 1975-06-16 | 1976-12-20 | Hitachi Ltd | Buffer memory control method |
| JPS5441291A (en) * | 1977-09-09 | 1979-04-02 | Sagami Chem Res Center | Cluster fixed substance, production thereof and catalyst |
| US4169284A (en) * | 1978-03-07 | 1979-09-25 | International Business Machines Corporation | Cache control for concurrent access |
| US4208716A (en) * | 1978-12-11 | 1980-06-17 | Honeywell Information Systems Inc. | Cache arrangement for performing simultaneous read/write operations |
| GB2037039B (en) * | 1978-12-11 | 1983-08-17 | Honeywell Inf Systems | Cache memory system |
-
1981
- 1981-12-29 SE SE8107832A patent/SE445270B/sv not_active IP Right Cessation
-
1982
- 1982-01-04 DE DE19823200042 patent/DE3200042A1/de active Granted
- 1982-01-05 GB GB8200166A patent/GB2090681B/en not_active Expired
- 1982-01-06 IT IT67010/82A patent/IT1154407B/it active
- 1982-01-07 JP JP57000648A patent/JPS57169990A/ja active Granted
- 1982-01-07 NL NL8200043A patent/NL8200043A/nl unknown
- 1982-01-07 FR FR828200156A patent/FR2497596B1/fr not_active Expired
- 1982-01-07 CA CA000393741A patent/CA1175581A/en not_active Expired
- 1982-01-07 CH CH78/82A patent/CH656470A5/de not_active IP Right Cessation
- 1982-01-07 BE BE0/207010A patent/BE891723A/fr not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| NL8200043A (nl) | 1982-08-02 |
| GB2090681B (en) | 1985-11-20 |
| DE3200042C2 (enrdf_load_stackoverflow) | 1991-03-07 |
| GB2090681A (en) | 1982-07-14 |
| IT1154407B (it) | 1987-01-21 |
| SE445270B (sv) | 1986-06-09 |
| FR2497596A1 (fr) | 1982-07-09 |
| BE891723A (fr) | 1982-04-30 |
| JPH0353657B2 (enrdf_load_stackoverflow) | 1991-08-15 |
| IT8267010A0 (it) | 1982-01-06 |
| CH656470A5 (de) | 1986-06-30 |
| SE8107832L (sv) | 1982-07-08 |
| DE3200042A1 (de) | 1982-08-19 |
| FR2497596B1 (fr) | 1989-03-03 |
| JPS57169990A (en) | 1982-10-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4439829A (en) | Data processing machine with improved cache memory management | |
| US4169284A (en) | Cache control for concurrent access | |
| US4831520A (en) | Bus interface circuit for digital data processor | |
| US5276886A (en) | Hardware semaphores in a multi-processor environment | |
| JP2835757B2 (ja) | メモリー・システム | |
| JP2565642B2 (ja) | マルチプロセッサのための拡張プロセッサバッファインターフェース | |
| US4851991A (en) | Central processor unit for digital data processing system including write buffer management mechanism | |
| EP0549164B1 (en) | Memory controller with snooping mechanism | |
| US3947823A (en) | Means for coordinating asynchronous main store accesses in a multiprocessing system using virtual storage | |
| US5696937A (en) | Cache controller utilizing a state machine for controlling invalidations in a network with dual system busses | |
| US4872138A (en) | Transparent cache memory | |
| EP0303648B1 (en) | Central processor unit for digital data processing system including cache management mechanism | |
| EP0315321B1 (en) | Multiprocessor system with multiple memories | |
| GB2149158A (en) | Memory management system | |
| US5091845A (en) | System for controlling the storage of information in a cache memory | |
| US5226170A (en) | Interface between processor and special instruction processor in digital data processing system | |
| US5151979A (en) | Data processing system with information transfer bus and wait signal | |
| US5175826A (en) | Delayed cache write enable circuit for a dual bus microcomputer system with an 80386 and 82385 | |
| CA1175581A (en) | Data processing machine with improved cache memory management | |
| JPH06318174A (ja) | キャッシュ・メモリ・システム及び主メモリに記憶されているデータのサブセットをキャッシュする方法 | |
| KR940011594B1 (ko) | 공유 제어 기억부를 가진 멀티프로세서 제어기 및 그 동기화 방법 | |
| US5553270A (en) | Apparatus for providing improved memory access in page mode access systems with pipelined cache access and main memory address replay | |
| US4547848A (en) | Access control processing system in computer system | |
| US5276892A (en) | Destination control logic for arithmetic and logic unit for digital data processor | |
| EP0302926B1 (en) | Control signal generation circuit for arithmetic and logic unit for digital processor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKEC | Expiry (correction) | ||
| MKEX | Expiry |