GB2090681B - Data processing machine with split-cycle cache memory management - Google Patents

Data processing machine with split-cycle cache memory management

Info

Publication number
GB2090681B
GB2090681B GB8200166A GB8200166A GB2090681B GB 2090681 B GB2090681 B GB 2090681B GB 8200166 A GB8200166 A GB 8200166A GB 8200166 A GB8200166 A GB 8200166A GB 2090681 B GB2090681 B GB 2090681B
Authority
GB
United Kingdom
Prior art keywords
split
data processing
cache memory
processing machine
memory management
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB8200166A
Other languages
English (en)
Other versions
GB2090681A (en
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wang Laboratories Inc
Original Assignee
Wang Laboratories Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wang Laboratories Inc filed Critical Wang Laboratories Inc
Publication of GB2090681A publication Critical patent/GB2090681A/en
Application granted granted Critical
Publication of GB2090681B publication Critical patent/GB2090681B/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0855—Overlapped cache accessing, e.g. pipeline
    • G06F12/0857—Overlapped cache accessing, e.g. pipeline by multiple requestors

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Multi Processors (AREA)
GB8200166A 1981-01-07 1982-01-05 Data processing machine with split-cycle cache memory management Expired GB2090681B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US22315481A 1981-01-07 1981-01-07

Publications (2)

Publication Number Publication Date
GB2090681A GB2090681A (en) 1982-07-14
GB2090681B true GB2090681B (en) 1985-11-20

Family

ID=22835271

Family Applications (1)

Application Number Title Priority Date Filing Date
GB8200166A Expired GB2090681B (en) 1981-01-07 1982-01-05 Data processing machine with split-cycle cache memory management

Country Status (10)

Country Link
JP (1) JPS57169990A (enrdf_load_stackoverflow)
BE (1) BE891723A (enrdf_load_stackoverflow)
CA (1) CA1175581A (enrdf_load_stackoverflow)
CH (1) CH656470A5 (enrdf_load_stackoverflow)
DE (1) DE3200042A1 (enrdf_load_stackoverflow)
FR (1) FR2497596B1 (enrdf_load_stackoverflow)
GB (1) GB2090681B (enrdf_load_stackoverflow)
IT (1) IT1154407B (enrdf_load_stackoverflow)
NL (1) NL8200043A (enrdf_load_stackoverflow)
SE (1) SE445270B (enrdf_load_stackoverflow)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS617967A (ja) * 1984-06-15 1986-01-14 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション Ｉ／ｏコントロ−ラ
AU5634086A (en) * 1985-05-06 1986-11-13 Wang Laboratories, Inc. Information processing system with enhanced instruction execution and support control
US4814981A (en) * 1986-09-18 1989-03-21 Digital Equipment Corporation Cache invalidate protocol for digital data processing system
DE3920883A1 (de) * 1989-06-26 1991-01-03 Siemens Ag Verfahren und anordnung zur erhoehung der verarbeitungsgeschwindigkeit der zentraleinheit einer datenverarbeitungsanlage
JPH03189845A (ja) * 1989-12-13 1991-08-19 Internatl Business Mach Corp <Ibm> 階層メモリ・システムおよびキヤツシユ・メモリ・サブシステム
JPH0756815A (ja) * 1993-07-28 1995-03-03 Internatl Business Mach Corp <Ibm> キャッシュ動作方法及びキャッシュ
WO2010095554A1 (ja) 2009-02-20 2010-08-26 旭硝子株式会社 エレクトレットの製造方法及び静電誘導型変換素子

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3588829A (en) * 1968-11-14 1971-06-28 Ibm Integrated memory system with block transfer to a buffer store
JPS51148334A (en) * 1975-06-16 1976-12-20 Hitachi Ltd Buffer memory control method
JPS5441291A (en) * 1977-09-09 1979-04-02 Sagami Chem Res Center Cluster fixed substance, production thereof and catalyst
US4169284A (en) * 1978-03-07 1979-09-25 International Business Machines Corporation Cache control for concurrent access
GB2037039B (en) * 1978-12-11 1983-08-17 Honeywell Inf Systems Cache memory system
US4208716A (en) * 1978-12-11 1980-06-17 Honeywell Information Systems Inc. Cache arrangement for performing simultaneous read/write operations

Also Published As

Publication number Publication date
SE445270B (sv) 1986-06-09
NL8200043A (nl) 1982-08-02
DE3200042C2 (enrdf_load_stackoverflow) 1991-03-07
DE3200042A1 (de) 1982-08-19
GB2090681A (en) 1982-07-14
CA1175581A (en) 1984-10-02
IT1154407B (it) 1987-01-21
CH656470A5 (de) 1986-06-30
FR2497596B1 (fr) 1989-03-03
SE8107832L (sv) 1982-07-08
FR2497596A1 (fr) 1982-07-09
BE891723A (fr) 1982-04-30
JPH0353657B2 (enrdf_load_stackoverflow) 1991-08-15
JPS57169990A (en) 1982-10-19
IT8267010A0 (it) 1982-01-06

Similar Documents

Publication Publication Date Title
DE3479539D1 (en) Data processing system including memory hierarchy
JPS57153359A (en) Data processing system with common memory
JPS57157368A (en) Data processing unit
GB2011678B (en) Data processing system with cache memory
DE3380322D1 (en) Computer memory
DE3279517D1 (en) Computer memory system
JPS53108747A (en) Data processing system having cache memory
EP0095598A3 (en) Multiprocessor with independent direct cache-to-cache data transfers
DE3279597D1 (en) Digital data apparatus with memory identification
DE3265920D1 (en) Information processing unit
EP0124799A3 (en) Memory access arrangement in a data processing system
DE3072038D1 (en) Data processing system utilizing hierarchical memory
DE3174093D1 (en) Information processing apparatus with data transfer between external memories
DE3277887D1 (en) Data processing arrangement
GB2065938B (en) Data processing apparatus with direct memory access
GB2094524B (en) Memory management
GB2098373B (en) Electronic translating apparatus with extended memory
GB2090681B (en) Data processing machine with split-cycle cache memory management
GB2100956B (en) Data processing arrangement
GB2127994B (en) Memory management unit for digital computer
DE3278649D1 (en) Information processing unit
GB2123998B (en) Data memory arrangment
ZA828913B (en) Data processing network
ZA823345B (en) Data processing arrangements
GB2111803B (en) Data processing network

Legal Events

Date Code Title Description
732 Registration of transactions, instruments or events in the register (sect. 32/1977)
PE20 Patent expired after termination of 20 years

Effective date: 20020104