CA1088382A - Method of making a large scale integrated device having a planar surface - Google Patents

Method of making a large scale integrated device having a planar surface

Info

Publication number
CA1088382A
CA1088382A CA271,002A CA271002A CA1088382A CA 1088382 A CA1088382 A CA 1088382A CA 271002 A CA271002 A CA 271002A CA 1088382 A CA1088382 A CA 1088382A
Authority
CA
Canada
Prior art keywords
layer
metal
masking
insulating layer
conductive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA271,002A
Other languages
English (en)
French (fr)
Inventor
Ekkehard F. Miersch
Hwa N. Yu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of CA1088382A publication Critical patent/CA1088382A/en
Expired legal-status Critical Current

Links

Classifications

    • H10W20/056—
    • H10W20/058—

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Weting (AREA)
  • Electrodes Of Semiconductors (AREA)
CA271,002A 1976-02-06 1977-02-03 Method of making a large scale integrated device having a planar surface Expired CA1088382A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US65581476A 1976-02-06 1976-02-06
US655,814 1976-02-06

Publications (1)

Publication Number Publication Date
CA1088382A true CA1088382A (en) 1980-10-28

Family

ID=24630480

Family Applications (1)

Application Number Title Priority Date Filing Date
CA271,002A Expired CA1088382A (en) 1976-02-06 1977-02-03 Method of making a large scale integrated device having a planar surface

Country Status (6)

Country Link
JP (1) JPS5827664B2 (enExample)
CA (1) CA1088382A (enExample)
DE (1) DE2703473A1 (enExample)
FR (1) FR2340620A1 (enExample)
GB (1) GB1521431A (enExample)
IT (1) IT1079545B (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4184909A (en) * 1978-08-21 1980-01-22 International Business Machines Corporation Method of forming thin film interconnection systems
JPS59170692A (ja) * 1983-03-16 1984-09-26 Ebara Corp 水封入熱交換器
US11129289B2 (en) 2015-10-27 2021-09-21 Schaeffler Technologies AG & Co. KG Bearing assembly with incorporated electric line for providing multiple operating voltages

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1267738B (de) * 1962-10-29 1968-05-09 Intellux Inc Verfahren zur Herstellung von elektrischen Verbindungen zwischen den Stromkreisen von mehrlagigen gedruckten elektrischen Schaltungen
US3464855A (en) * 1966-09-06 1969-09-02 North American Rockwell Process for forming interconnections in a multilayer circuit board
DE1765013A1 (de) * 1968-03-21 1971-07-01 Telefunken Patent Verfahren zur Herstellung von Mehrebenenschaltungen
DE2059425A1 (de) * 1970-12-02 1972-06-22 Siemens Ag Partieller Aufbau von gedruckten Mehrlagenschaltungen
JPS4960870A (enExample) * 1972-10-16 1974-06-13
US3873361A (en) * 1973-11-29 1975-03-25 Ibm Method of depositing thin film utilizing a lift-off mask
JPS5120681A (en) * 1974-07-27 1976-02-19 Oki Electric Ind Co Ltd Handotaisochino seizohoho
NL7415841A (nl) * 1974-12-05 1976-06-09 Philips Nv Werkwijze voor het vervaardigen van een half- geleiderinrichting en halfgeleiderinrichting, vervaardigd volgens de werkwijze.
JPS5272571A (en) * 1975-12-15 1977-06-17 Fujitsu Ltd Production of semiconductor device

Also Published As

Publication number Publication date
IT1079545B (it) 1985-05-13
DE2703473C2 (enExample) 1991-01-24
JPS5827664B2 (ja) 1983-06-10
DE2703473A1 (de) 1977-08-11
FR2340620A1 (fr) 1977-09-02
GB1521431A (en) 1978-08-16
JPS5295987A (en) 1977-08-12
FR2340620B1 (enExample) 1979-09-28

Similar Documents

Publication Publication Date Title
US4184909A (en) Method of forming thin film interconnection systems
EP0100735B1 (en) Lift-off process for fabricating self-aligned contacts
US4560436A (en) Process for etching tapered polyimide vias
US4541169A (en) Method for making studs for interconnecting metallization layers at different levels in a semiconductor chip
US4070501A (en) Forming self-aligned via holes in thin film interconnection systems
JPH0661193A (ja) 半導体ウエーハを処理する方法
US4872050A (en) Interconnection structure in semiconductor device and manufacturing method of the same
US4536249A (en) Integrated circuit processing methods
EP0558260A1 (en) Method for formation of contact vias in integrated circuits
EP0076215B1 (en) Lift-off shadow mask
US4855252A (en) Process for making self-aligned contacts
EP0188735B1 (en) Tailoring of via-hole sidewall slope in an insulating layer
CA1120611A (en) Forming interconnections for multilevel interconnection metallurgy systems
US3856648A (en) Method of forming contact and interconnect geometries for semiconductor devices and integrated circuits
CA1088382A (en) Method of making a large scale integrated device having a planar surface
US4317700A (en) Method of fabrication of planar bubble domain device structures
GB2059679A (en) Method of making composite bodies
JPH0750694B2 (ja) 導電層形成方法
US20020127850A1 (en) Integrated circuit with stop layer and method of manufacturing the same
JPH02140931A (ja) 孤立伝送線とその製造方法
JPH09129732A (ja) 半導体装置の製造方法
JP2830636B2 (ja) 半導体装置の製造方法
US4693783A (en) Method of producing interconnections in a semiconductor integrated circuit structure
JPH0570301B2 (enExample)
JPH0685068A (ja) 半導体装置の製造方法

Legal Events

Date Code Title Description
MKEX Expiry