US5142631A
(en)
|
1989-02-03 |
1992-08-25 |
Digital Equipment Corporation |
System for queuing individual read or write mask and generating respective composite mask for controlling access to general purpose register
|
DE69132675T2
(de)
|
1990-04-06 |
2002-06-13 |
Nec Corp., Tokio/Tokyo |
Parallelfliessband-Befehlsverarbeitungssystem für sehr lange Befehlswörter
|
US5551033A
(en)
|
1991-05-17 |
1996-08-27 |
Zenith Data Systems Corporation |
Apparatus for maintaining one interrupt mask register in conformity with another in a manner invisible to an executing program
|
US5363495A
(en)
|
1991-08-26 |
1994-11-08 |
International Business Machines Corporation |
Data processing system with multiple execution units capable of executing instructions out of sequence
|
US5333283A
(en)
|
1991-10-29 |
1994-07-26 |
International Business Machines Corporation |
Case block table for predicting the outcome of blocks of conditional branches having a common operand
|
TW226016B
(pt)
|
1991-12-30 |
1994-07-01 |
Sterling Winthrop Inc |
|
EP0636256B1
(en)
|
1992-03-31 |
1997-06-04 |
Seiko Epson Corporation |
Superscalar risc processor instruction scheduling
|
US5346345A
(en)
*
|
1992-07-31 |
1994-09-13 |
Ford Motor Company |
High-force linear motor assembly using tandem axes
|
DE69327688T2
(de)
|
1992-08-12 |
2000-09-07 |
Advanced Micro Devices, Inc. |
Befehlsdecoder
|
US6735685B1
(en)
|
1992-09-29 |
2004-05-11 |
Seiko Epson Corporation |
System and method for handling load and/or store operations in a superscalar microprocessor
|
US5628021A
(en)
|
1992-12-31 |
1997-05-06 |
Seiko Epson Corporation |
System and method for assigning tags to control instruction processing in a superscalar processor
|
US5999737A
(en)
|
1994-03-01 |
1999-12-07 |
Digital Equipment Corporation |
Link time optimization via dead code elimination, code motion, code partitioning, code grouping, loop analysis with code motion, loop invariant analysis and active variable to register analysis
|
AU3412295A
(en)
|
1994-09-01 |
1996-03-22 |
Gary L. Mcalpine |
A multi-port memory system including read and write buffer interfaces
|
US5666506A
(en)
|
1994-10-24 |
1997-09-09 |
International Business Machines Corporation |
Apparatus to dynamically control the out-of-order execution of load/store instructions in a processor capable of dispatchng, issuing and executing multiple instructions in a single processor cycle
|
US5832297A
(en)
|
1995-04-12 |
1998-11-03 |
Advanced Micro Devices, Inc. |
Superscalar microprocessor load/store unit employing a unified buffer and separate pointers for load and store operations
|
US5933642A
(en)
|
1995-04-17 |
1999-08-03 |
Ricoh Corporation |
Compiling system and method for reconfigurable computing
|
US6112019A
(en)
|
1995-06-12 |
2000-08-29 |
Georgia Tech Research Corp. |
Distributed instruction queue
|
US5790822A
(en)
|
1996-03-21 |
1998-08-04 |
Intel Corporation |
Method and apparatus for providing a re-ordered instruction cache in a pipelined microprocessor
|
US5920724A
(en)
|
1996-03-28 |
1999-07-06 |
Intel Corporation |
Software pipelining a hyperblock loop
|
US5796997A
(en)
|
1996-05-15 |
1998-08-18 |
Hewlett-Packard Company |
Fast nullify system and method for transforming a nullify function into a select function
|
US5799167A
(en)
|
1996-05-15 |
1998-08-25 |
Hewlett-Packard Company |
Instruction nullification system and method for a processor that executes instructions out of order
|
US5903750A
(en)
|
1996-11-20 |
1999-05-11 |
Institute For The Development Of Emerging Architectures, L.L.P. |
Dynamic branch prediction for branch instructions with multiple targets
|
US6542998B1
(en)
|
1997-02-08 |
2003-04-01 |
Pact Gmbh |
Method of self-synchronization of configurable elements of a programmable module
|
US6286135B1
(en)
|
1997-03-26 |
2001-09-04 |
Hewlett-Packard Company |
Cost-sensitive SSA-based strength reduction algorithm for a machine with predication support and segmented addresses
|
US5983337A
(en)
|
1997-06-12 |
1999-11-09 |
Advanced Micro Devices, Inc. |
Apparatus and method for patching an instruction by providing a substitute instruction or instructions from an external memory responsive to detecting an opcode of the instruction
|
US5845103A
(en)
|
1997-06-13 |
1998-12-01 |
Wisconsin Alumni Research Foundation |
Computer with dynamic instruction reuse
|
US6044222A
(en)
|
1997-06-23 |
2000-03-28 |
International Business Machines Corporation |
System, method, and program product for loop instruction scheduling hardware lookahead
|
US5943501A
(en)
|
1997-06-27 |
1999-08-24 |
Wisconsin Alumni Research Foundation |
Multiple processor, distributed memory computer with out-of-order processing
|
US5930158A
(en)
|
1997-07-02 |
1999-07-27 |
Creative Technology, Ltd |
Processor with instruction set for audio effects
|
US7272703B2
(en)
|
1997-08-01 |
2007-09-18 |
Micron Technology, Inc. |
Program controlled embedded-DRAM-DSP architecture and methods
|
US6185675B1
(en)
|
1997-10-24 |
2001-02-06 |
Advanced Micro Devices, Inc. |
Basic block oriented trace cache utilizing a basic block sequence buffer to indicate program order of cached basic blocks
|
US6182210B1
(en)
|
1997-12-16 |
2001-01-30 |
Intel Corporation |
Processor having multiple program counters and trace buffers outside an execution pipeline
|
US6058438A
(en)
|
1998-02-06 |
2000-05-02 |
Hewlett-Packard Company |
Method and apparatus for performing high speed data transfers between a host memory and a geometry accelerator of a graphics machine
|
US6055623A
(en)
|
1998-04-07 |
2000-04-25 |
International Business Machine Corporation |
Specialized millicode instruction for editing functions
|
US6164841A
(en)
|
1998-05-04 |
2000-12-26 |
Hewlett-Packard Company |
Method, apparatus, and product for dynamic software code translation system
|
US6988183B1
(en)
|
1998-06-26 |
2006-01-17 |
Derek Chi-Lan Wong |
Methods for increasing instruction-level parallelism in microprocessors and digital system
|
US6212622B1
(en)
|
1998-08-24 |
2001-04-03 |
Advanced Micro Devices, Inc. |
Mechanism for load block on store address generation
|
EP0992894A1
(en)
|
1998-10-06 |
2000-04-12 |
Texas Instruments Inc. |
Apparatus and method for loop execution
|
US6275919B1
(en)
|
1998-10-15 |
2001-08-14 |
Creative Technology Ltd. |
Memory storage and retrieval with multiple hashing functions
|
US7529907B2
(en)
|
1998-12-16 |
2009-05-05 |
Mips Technologies, Inc. |
Method and apparatus for improved computer load and store operations
|
JP3565314B2
(ja)
|
1998-12-17 |
2004-09-15 |
富士通株式会社 |
分岐命令実行制御装置
|
US6477683B1
(en)
|
1999-02-05 |
2002-11-05 |
Tensilica, Inc. |
Automated processor generation system for designing a configurable processor and method for the same
|
GB2348305A
(en)
|
1999-03-24 |
2000-09-27 |
Int Computers Ltd |
Instruction execution mechanism
|
US6453344B1
(en)
|
1999-03-31 |
2002-09-17 |
Amdahl Corporation |
Multiprocessor servers with controlled numbered of CPUs
|
US6438671B1
(en)
|
1999-07-01 |
2002-08-20 |
International Business Machines Corporation |
Generating partition corresponding real address in partitioned mode supporting system
|
US6523110B1
(en)
|
1999-07-23 |
2003-02-18 |
International Business Machines Corporation |
Decoupled fetch-execute engine with static branch prediction support
|
US6513109B1
(en)
|
1999-08-31 |
2003-01-28 |
International Business Machines Corporation |
Method and apparatus for implementing execution predicates in a computer processing system
|
JP2001092662A
(ja)
|
1999-09-22 |
2001-04-06 |
Toshiba Corp |
プロセッサコア及びこれを用いたプロセッサ
|
US6986137B1
(en)
|
1999-09-28 |
2006-01-10 |
International Business Machines Corporation |
Method, system and program products for managing logical processors of a computing environment
|
US6651125B2
(en)
|
1999-09-28 |
2003-11-18 |
International Business Machines Corporation |
Processing channel subsystem pending I/O work queues based on priorities
|
US7051188B1
(en)
|
1999-09-28 |
2006-05-23 |
International Business Machines Corporation |
Dynamically redistributing shareable resources of a computing environment to manage the workload of that environment
|
AU7622400A
(en)
|
1999-10-01 |
2001-05-10 |
Sun Microsystems, Inc. |
A method for precise trap handling in case of speculative and out-of-order loads
|
EP1102163A3
(en)
|
1999-11-15 |
2005-06-29 |
Texas Instruments Incorporated |
Microprocessor with improved instruction set architecture
|
US6779100B1
(en)
|
1999-12-17 |
2004-08-17 |
Hewlett-Packard Development Company, L.P. |
Method and device for address translation for compressed instructions
|
US6732203B2
(en)
|
2000-01-31 |
2004-05-04 |
Intel Corporation |
Selectively multiplexing memory coupling global bus data bits to narrower functional unit coupling local bus
|
US6725335B2
(en)
|
2000-02-09 |
2004-04-20 |
Hewlett-Packard Development Company, L.P. |
Method and system for fast unlinking of a linked branch in a caching dynamic translator
|
US6732260B1
(en)
|
2000-03-06 |
2004-05-04 |
Intel Corporation |
Presbyopic branch target prefetch method and apparatus
|
US6615340B1
(en)
|
2000-03-22 |
2003-09-02 |
Wilmot, Ii Richard Byron |
Extended operand management indicator structure and method
|
US6918032B1
(en)
|
2000-07-06 |
2005-07-12 |
Intel Corporation |
Hardware predication for conditional instruction path branching
|
US6654860B1
(en)
|
2000-07-27 |
2003-11-25 |
Advanced Micro Devices, Inc. |
Method and apparatus for removing speculative memory accesses from a memory access queue for issuance to memory or discarding
|
US7069555B1
(en)
|
2000-09-29 |
2006-06-27 |
Microsoft Corporation |
Super-region instruction scheduling and code generation for merging identical instruction into the ready-to-schedule instruction
|
US6934254B2
(en)
|
2001-01-18 |
2005-08-23 |
Motorola, Inc. |
Method and apparatus for dynamically allocating resources in a communication system
|
US7032217B2
(en)
|
2001-03-26 |
2006-04-18 |
Intel Corporation |
Method and system for collaborative profiling for continuous detection of profile phase transitions
|
US6957435B2
(en)
|
2001-04-19 |
2005-10-18 |
International Business Machines Corporation |
Method and apparatus for allocating processor resources in a logically partitioned computer system
|
US7453899B1
(en)
|
2001-05-08 |
2008-11-18 |
Lsi Corporation |
Field programmable network application specific integrated circuit and a method of operation thereof
|
US6965982B2
(en)
|
2001-06-29 |
2005-11-15 |
International Business Machines Corporation |
Multithreaded processor efficiency by pre-fetching instructions for a scheduled thread
|
US7002956B2
(en)
|
2001-07-05 |
2006-02-21 |
International Business Machines Corporation |
Network addressing method and system for localizing access to network resources in a computer network
|
US7353287B2
(en)
|
2001-09-26 |
2008-04-01 |
Adobe Systems Incorporated |
Marked foreign data blocks
|
AU2002363142A1
(en)
|
2001-10-31 |
2003-05-12 |
Doug Burger |
A scalable processing architecture
|
EP1313012A1
(en)
|
2001-11-15 |
2003-05-21 |
Texas Instruments France |
Java DSP acceleration by byte-code optimization
|
JP2003162411A
(ja)
|
2001-11-28 |
2003-06-06 |
Hitachi Ltd |
データプロセッサ
|
US7228402B2
(en)
|
2002-01-02 |
2007-06-05 |
Intel Corporation |
Predicate register file write by an instruction with a pending instruction having data dependency
|
US7055021B2
(en)
|
2002-02-05 |
2006-05-30 |
Sun Microsystems, Inc. |
Out-of-order processor that reduces mis-speculation using a replay scoreboard
|
US7032101B2
(en)
|
2002-02-26 |
2006-04-18 |
International Business Machines Corporation |
Method and apparatus for prioritized instruction issue queue in a processor
|
US6877059B2
(en)
|
2002-03-29 |
2005-04-05 |
Emc Corporation |
Communications architecture for a high throughput storage processor
|
EP1495407A1
(en)
|
2002-04-08 |
2005-01-12 |
The University Of Texas System |
Non-uniform cache apparatus, systems, and methods
|
WO2004001584A2
(en)
|
2002-06-24 |
2003-12-31 |
Ante Vista Gmbh |
A method for executing structured symbolic machine code on a microprocessor
|
JP3804941B2
(ja)
|
2002-06-28 |
2006-08-02 |
富士通株式会社 |
命令フェッチ制御装置
|
JP4243463B2
(ja)
|
2002-08-19 |
2009-03-25 |
株式会社半導体理工学研究センター |
命令スケジューリングのシミュレーション方法とシミュレーションシステム
|
US7296259B2
(en)
|
2002-09-11 |
2007-11-13 |
Agere Systems Inc. |
Processor system with cache-based software breakpoints
|
US6934828B2
(en)
|
2002-09-17 |
2005-08-23 |
Intel Corporation |
Decoupling floating point linear address
|
GB2393274B
(en)
|
2002-09-20 |
2006-03-15 |
Advanced Risc Mach Ltd |
Data processing system having an external instruction set and an internal instruction set
|
US7299458B2
(en)
|
2002-10-31 |
2007-11-20 |
Src Computers, Inc. |
System and method for converting control flow graph representations to control-dataflow graph representations
|
US20040123078A1
(en)
|
2002-12-24 |
2004-06-24 |
Hum Herbert H |
Method and apparatus for processing a load-lock instruction using a scoreboard mechanism
|
US20040139299A1
(en)
|
2003-01-14 |
2004-07-15 |
International Business Machines Corporation |
Operand forwarding in a superscalar processor
|
US7210127B1
(en)
|
2003-04-03 |
2007-04-24 |
Sun Microsystems |
Methods and apparatus for executing instructions in parallel
|
US7055007B2
(en)
*
|
2003-04-10 |
2006-05-30 |
Arm Limited |
Data processor memory circuit
|
US7284100B2
(en)
|
2003-05-12 |
2007-10-16 |
International Business Machines Corporation |
Invalidating storage, clearing buffer entries, and an instruction therefor
|
US6996698B2
(en)
|
2003-05-12 |
2006-02-07 |
International Business Machines Corporation |
Blocking processing restrictions based on addresses
|
US7349968B2
(en)
|
2003-07-31 |
2008-03-25 |
International Business Machines Corporation |
Method, system and program product for asynchronously processing requests
|
CN1842770A
(zh)
|
2003-08-28 |
2006-10-04 |
美普思科技有限公司 |
一种在处理器中挂起和释放执行过程中计算线程的整体机制
|
US7207038B2
(en)
|
2003-08-29 |
2007-04-17 |
Nokia Corporation |
Constructing control flows graphs of binary executable programs at post-link time
|
US7539974B2
(en)
|
2003-10-24 |
2009-05-26 |
Microsoft Corporation |
Scalable synchronous and asynchronous processing of monitoring rules
|
US7310722B2
(en)
|
2003-12-18 |
2007-12-18 |
Nvidia Corporation |
Across-thread out of order instruction dispatch in a multithreaded graphics processor
|
US8607209B2
(en)
|
2004-02-04 |
2013-12-10 |
Bluerisc Inc. |
Energy-focused compiler-assisted branch prediction
|
US7500087B2
(en)
|
2004-03-09 |
2009-03-03 |
Intel Corporation |
Synchronization of parallel processes using speculative execution of synchronization instructions
|
EP1731998A1
(en)
|
2004-03-29 |
2006-12-13 |
Kyoto University |
Data processing device, data processing program, and recording medium containing the data processing program
|
US7392524B2
(en)
|
2004-04-06 |
2008-06-24 |
International Business Machines Corporation |
Method, system, and storage medium for managing computer processing functions
|
EP1870814B1
(en)
|
2006-06-19 |
2014-08-13 |
Texas Instruments France |
Method and apparatus for secure demand paging for processor devices
|
US7334143B2
(en)
|
2004-04-19 |
2008-02-19 |
Hewlett-Packard Development Company, L.P. |
Computer power conservation apparatus and method that enables less speculative execution during light processor load based on a branch confidence threshold value
|
CN101002169A
(zh)
*
|
2004-05-19 |
2007-07-18 |
Arc国际(英国)公司 |
微处理器架构
|
US7571284B1
(en)
|
2004-06-30 |
2009-08-04 |
Sun Microsystems, Inc. |
Out-of-order memory transactions in a fine-grain multithreaded/multi-core processor
|
US8607241B2
(en)
|
2004-06-30 |
2013-12-10 |
Intel Corporation |
Compare and exchange operation using sleep-wakeup mechanism
|
US7873776B2
(en)
|
2004-06-30 |
2011-01-18 |
Oracle America, Inc. |
Multiple-core processor with support for multiple virtual processors
|
US7685354B1
(en)
|
2004-06-30 |
2010-03-23 |
Sun Microsystems, Inc. |
Multiple-core processor with flexible mapping of processor cores to cache banks
|
US8230252B2
(en)
|
2004-07-20 |
2012-07-24 |
Hewlett-Packard Development Company, L.P. |
Time of day response
|
US8166282B2
(en)
|
2004-07-21 |
2012-04-24 |
Intel Corporation |
Multi-version register file for multithreading processors with live-in precomputation
|
US7606995B2
(en)
|
2004-07-23 |
2009-10-20 |
Hewlett-Packard Development Company, L.P. |
Allocating resources to partitions in a partitionable computer
|
US7747992B2
(en)
|
2004-08-23 |
2010-06-29 |
Intel Corporation |
Methods and apparatus for creating software basic block layouts
|
US7748001B2
(en)
|
2004-09-23 |
2010-06-29 |
Intel Corporation |
Multi-thread processing system for detecting and handling live-lock conditions by arbitrating livelock priority of logical processors based on a predertermined amount of time
|
JP4345630B2
(ja)
|
2004-09-29 |
2009-10-14 |
ソニー株式会社 |
情報処理装置、割り込み処理制御方法、並びにコンピュータ・プログラム
|
JP4982971B2
(ja)
|
2004-09-29 |
2012-07-25 |
ソニー株式会社 |
情報処理装置、プロセス制御方法、並びにコンピュータ・プログラム
|
US8015392B2
(en)
|
2004-09-29 |
2011-09-06 |
Intel Corporation |
Updating instructions to free core in multi-core processor with core sequence table indicating linking of thread sequences for processing queued packets
|
US8756605B2
(en)
|
2004-12-17 |
2014-06-17 |
Oracle America, Inc. |
Method and apparatus for scheduling multiple threads for execution in a shared microprocessor pipeline
|
US7552318B2
(en)
|
2004-12-17 |
2009-06-23 |
International Business Machines Corporation |
Branch lookahead prefetch for microprocessors
|
US8151092B2
(en)
|
2005-01-12 |
2012-04-03 |
International Business Machines Corporation |
Control signal memoization in a multiple instruction issue microprocessor
|
US7853777B2
(en)
|
2005-02-04 |
2010-12-14 |
Mips Technologies, Inc. |
Instruction/skid buffers in a multithreading microprocessor that store dispatched instructions to avoid re-fetching flushed instructions
|
US7380038B2
(en)
|
2005-02-04 |
2008-05-27 |
Microsoft Corporation |
Priority registers for biasing access to shared resources
|
US7805574B2
(en)
|
2005-02-09 |
2010-09-28 |
International Business Machines Corporation |
Method and cache system with soft I-MRU member protection scheme during make MRU allocation
|
US7152155B2
(en)
|
2005-02-18 |
2006-12-19 |
Qualcomm Incorporated |
System and method of correcting a branch misprediction
|
US7526633B2
(en)
|
2005-03-23 |
2009-04-28 |
Qualcomm Incorporated |
Method and system for encoding variable length packets with variable instruction sizes
|
US7447882B2
(en)
|
2005-04-20 |
2008-11-04 |
Arm Limited |
Context switching within a data processing system having a branch prediction mechanism
|
US7673119B2
(en)
|
2005-05-13 |
2010-03-02 |
Texas Instruments Incorporated |
VLIW optional fetch packet header extends instruction set space
|
US7581082B2
(en)
|
2005-05-13 |
2009-08-25 |
Texas Instruments Incorporated |
Software source transfer selects instruction word sizes
|
JP4322232B2
(ja)
|
2005-06-14 |
2009-08-26 |
株式会社ソニー・コンピュータエンタテインメント |
情報処理装置、プロセス制御方法、並びにコンピュータ・プログラム
|
US7882339B2
(en)
|
2005-06-23 |
2011-02-01 |
Intel Corporation |
Primitives to enhance thread-level speculation
|
US7779213B2
(en)
|
2005-08-29 |
2010-08-17 |
The Invention Science Fund I, Inc |
Optimization of instruction group execution through hardware resource management policies
|
US7437518B2
(en)
|
2005-09-07 |
2008-10-14 |
Intel Corporation |
Hiding conflict, coherence completion and transaction ID elements of a coherence protocol
|
US7412353B2
(en)
|
2005-09-28 |
2008-08-12 |
Intel Corporation |
Reliable computing with a many-core processor
|
US7490224B2
(en)
|
2005-10-07 |
2009-02-10 |
International Business Machines Corporation |
Time-of-life counter design for handling instruction flushes from a queue
|
JP4720436B2
(ja)
|
2005-11-01 |
2011-07-13 |
株式会社日立製作所 |
リコンフィギュラブルプロセッサまたは装置
|
US7716577B2
(en)
|
2005-11-14 |
2010-05-11 |
Oracle America, Inc. |
Method and apparatus for hardware XML acceleration
|
KR100806274B1
(ko)
|
2005-12-06 |
2008-02-22 |
한국전자통신연구원 |
멀티 쓰레디드 프로세서 기반의 병렬 시스템을 위한 적응형실행 방법
|
US7475225B2
(en)
|
2005-12-30 |
2009-01-06 |
Intel Corporation |
Method and apparatus for microarchitecture partitioning of execution clusters
|
US7565654B2
(en)
|
2006-01-10 |
2009-07-21 |
National Instruments Corporation |
Programmatic control of tasks in a programmable logic controller
|
JP4923240B2
(ja)
|
2006-01-17 |
2012-04-25 |
国立大学法人東京工業大学 |
プログラム処理装置、並列処理プログラム、プログラム処理方法、並列処理コンパイラ、並列処理コンパイラを格納した記録媒体およびマルチプロセッサシステム
|
US8510596B1
(en)
|
2006-02-09 |
2013-08-13 |
Virsec Systems, Inc. |
System and methods for run time detection and correction of memory corruption
|
US7350027B2
(en)
|
2006-02-10 |
2008-03-25 |
International Business Machines Corporation |
Architectural support for thread level speculative execution
|
US8266413B2
(en)
|
2006-03-14 |
2012-09-11 |
The Board Of Trustees Of The University Of Illinois |
Processor architecture for multipass processing of instructions downstream of a stalled instruction
|
US7802073B1
(en)
|
2006-03-29 |
2010-09-21 |
Oracle America, Inc. |
Virtual core management
|
US20070239965A1
(en)
|
2006-03-31 |
2007-10-11 |
Saul Lewites |
Inter-partition communication
|
US8010953B2
(en)
|
2006-04-04 |
2011-08-30 |
International Business Machines Corporation |
Method for compiling scalar code for a single instruction multiple data (SIMD) execution engine
|
EP2477109B1
(en)
|
2006-04-12 |
2016-07-13 |
Soft Machines, Inc. |
Apparatus and method for processing an instruction matrix specifying parallel and dependent operations
|
JP4849606B2
(ja)
|
2006-04-28 |
2012-01-11 |
株式会社日立製作所 |
制御フロー誤り検出方法、データ処理装置、及びコンパイラ
|
US7958396B2
(en)
|
2006-05-19 |
2011-06-07 |
Microsoft Corporation |
Watchdog processors in multicore systems
|
US8473724B1
(en)
|
2006-07-09 |
2013-06-25 |
Oracle America, Inc. |
Controlling operation of a processor according to execution mode of an instruction sequence
|
US7461241B2
(en)
|
2006-07-31 |
2008-12-02 |
International Business Machines Corporation |
Concurrent physical processor reassignment method
|
US8032734B2
(en)
|
2006-09-06 |
2011-10-04 |
Mips Technologies, Inc. |
Coprocessor load data queue for interfacing an out-of-order execution unit with an in-order coprocessor
|
EP2523101B1
(en)
|
2006-11-14 |
2014-06-04 |
Soft Machines, Inc. |
Apparatus and method for processing complex instruction formats in a multi- threaded architecture supporting various context switch modes and virtualization schemes
|
US8028131B2
(en)
|
2006-11-29 |
2011-09-27 |
Intel Corporation |
System and method for aggregating core-cache clusters in order to produce multi-core processors
|
US20080148020A1
(en)
|
2006-12-13 |
2008-06-19 |
Luick David A |
Low Cost Persistent Instruction Predecoded Issue and Dispatcher
|
US7624254B2
(en)
|
2007-01-24 |
2009-11-24 |
Qualcomm Incorporated |
Segmented pipeline flushing for mispredicted branches
|
JP4957729B2
(ja)
|
2007-01-25 |
2012-06-20 |
日本電気株式会社 |
プログラム並列化方法、プログラム並列化装置及びプログラム
|
US8291400B1
(en)
|
2007-02-07 |
2012-10-16 |
Tilera Corporation |
Communication scheduling for parallel processing architectures
|
US7719532B2
(en)
|
2007-02-09 |
2010-05-18 |
International Business Machines Corporation |
Efficient and flexible data organization for acceleration data structure nodes
|
JP4339371B2
(ja)
|
2007-03-22 |
2009-10-07 |
株式会社ソニー・コンピュータエンタテインメント |
情報処理装置および情報処理方法
|
US20080235493A1
(en)
|
2007-03-23 |
2008-09-25 |
Qualcomm Incorporated |
Instruction communication techniques for multi-processor system
|
US20080250227A1
(en)
|
2007-04-04 |
2008-10-09 |
Linderman Michael D |
General Purpose Multiprocessor Programming Apparatus And Method
|
US7853950B2
(en)
|
2007-04-05 |
2010-12-14 |
International Business Machines Corporarion |
Executing multiple threads in a processor
|
JP4987555B2
(ja)
|
2007-04-27 |
2012-07-25 |
株式会社東芝 |
情報処理装置、および情報処理システム
|
JP2008299790A
(ja)
*
|
2007-06-04 |
2008-12-11 |
Digital Electronics Corp |
マイクロプロセッサ
|
JP5084355B2
(ja)
|
2007-06-07 |
2012-11-28 |
キヤノン株式会社 |
フロー処理実行装置、フロー処理実行方法及びプログラム
|
US8161476B2
(en)
|
2007-07-04 |
2012-04-17 |
International Business Machines Corporation |
Processor exclusivity in a partitioned system
|
US8447911B2
(en)
|
2007-07-05 |
2013-05-21 |
Board Of Regents, University Of Texas System |
Unordered load/store queue
|
US8180997B2
(en)
|
2007-07-05 |
2012-05-15 |
Board Of Regents, University Of Texas System |
Dynamically composing processor cores to form logical processors
|
CN101344843B
(zh)
|
2007-07-10 |
2012-11-21 |
北京简约纳电子有限公司 |
一种指令级并行处理方法
|
JP2009026106A
(ja)
|
2007-07-20 |
2009-02-05 |
Oki Electric Ind Co Ltd |
命令コード圧縮方法と命令フェッチ回路
|
US8281308B1
(en)
|
2007-07-23 |
2012-10-02 |
Oracle America, Inc. |
Virtual core remapping based on temperature
|
US9710384B2
(en)
|
2008-01-04 |
2017-07-18 |
Micron Technology, Inc. |
Microprocessor architecture having alternative memory access paths
|
US8006070B2
(en)
|
2007-12-05 |
2011-08-23 |
International Business Machines Corporation |
Method and apparatus for inhibiting fetch throttling when a processor encounters a low confidence branch instruction in an information handling system
|
US9529592B2
(en)
|
2007-12-27 |
2016-12-27 |
Intel Corporation |
Vector mask memory access instructions to perform individual and sequential memory access operations if an exception occurs during a full width memory access operation
|
US8146094B2
(en)
|
2008-02-01 |
2012-03-27 |
International Business Machines Corporation |
Guaranteeing delivery of multi-packet GSM messages
|
US7877586B2
(en)
|
2008-02-01 |
2011-01-25 |
International Business Machines Corporation |
Branch target address cache selectively applying a delayed hit
|
US7921278B2
(en)
|
2008-03-10 |
2011-04-05 |
International Business Machines Corporation |
Early exit processing of iterative refinement algorithm using register dependency disable
|
US7885967B2
(en)
|
2008-05-30 |
2011-02-08 |
Red Hat, Inc. |
Management of large dynamic tables
|
US8321850B2
(en)
|
2008-06-06 |
2012-11-27 |
Vmware, Inc. |
Sharing and persisting code caches
|
US8565065B2
(en)
|
2008-06-23 |
2013-10-22 |
Qualcomm Incorporated |
Methods and systems for utilizing a multicast/broadcast CID scheduling MAC management message
|
US8458443B2
(en)
|
2008-09-08 |
2013-06-04 |
Smsc Holdings S.A.R.L. |
VLIW processor with execution units executing instructions from instruction queues and accessing data queues to read and write operands
|
US9152427B2
(en)
|
2008-10-15 |
2015-10-06 |
Hyperion Core, Inc. |
Instruction issue to array of arithmetic cells coupled to load/store cells with associated registers as extended register file
|
US8612698B2
(en)
|
2008-10-31 |
2013-12-17 |
Intel Corporation |
Replacement policy for hot code detection
|
US8127119B2
(en)
|
2008-12-05 |
2012-02-28 |
The Board Of Regents Of The University Of Texas System |
Control-flow prediction using multiple independent predictors
|
US20100146209A1
(en)
|
2008-12-05 |
2010-06-10 |
Intellectual Ventures Management, Llc |
Method and apparatus for combining independent data caches
|
JP2010198131A
(ja)
|
2009-02-23 |
2010-09-09 |
Renesas Electronics Corp |
プロセッサシステム、及びプロセッサシステムの動作モード切り替え方法
|
US8380964B2
(en)
|
2009-04-03 |
2013-02-19 |
International Business Machines Corporation |
Processor including age tracking of issue queue instructions
|
US9489207B2
(en)
|
2009-04-14 |
2016-11-08 |
International Business Machines Corporation |
Processor and method for partially flushing a dispatched instruction group including a mispredicted branch
|
US8438547B2
(en)
|
2009-05-05 |
2013-05-07 |
Freescale Semiconductor, Inc. |
Address translation trace message generation for debug
|
US8214831B2
(en)
|
2009-05-05 |
2012-07-03 |
International Business Machines Corporation |
Runtime dependence-aware scheduling using assist thread
|
US20100325395A1
(en)
|
2009-06-19 |
2010-12-23 |
Doug Burger |
Dependence prediction in a memory system
|
US8533436B2
(en)
|
2009-06-26 |
2013-09-10 |
Intel Corporation |
Adaptively handling remote atomic execution based upon contention prediction
|
US8433885B2
(en)
|
2009-09-09 |
2013-04-30 |
Board Of Regents Of The University Of Texas System |
Method, system and computer-accessible medium for providing a distributed predicate prediction
|
US10698859B2
(en)
|
2009-09-18 |
2020-06-30 |
The Board Of Regents Of The University Of Texas System |
Data multicasting with router replication and target instruction identification in a distributed multi-core processing architecture
|
US20110078424A1
(en)
|
2009-09-30 |
2011-03-31 |
International Business Machines Corporation |
Optimizing program code using branch elimination
|
US8464002B2
(en)
|
2009-10-14 |
2013-06-11 |
Board Of Regents Of The University Of Texas System |
Burst-based cache dead block prediction
|
JP5057256B2
(ja)
|
2009-12-02 |
2012-10-24 |
株式会社Mush−A |
データ処理装置、データ処理システムおよびデータ処理方法
|
WO2011067896A1
(en)
|
2009-12-02 |
2011-06-09 |
Mush-A Co., Ltd. |
Data processing apparatus, data processing system, packet, recording medium, storage device, and data processing method
|
CN102096579B
(zh)
|
2009-12-11 |
2013-10-16 |
陈罡 |
一种嵌入式自适应模糊微处理器的组成与结构
|
CN102117198B
(zh)
|
2009-12-31 |
2015-07-15 |
上海芯豪微电子有限公司 |
一种分支处理方法
|
EP2519876A1
(en)
|
2009-12-28 |
2012-11-07 |
Hyperion Core, Inc. |
Optimisation of loops and data flow sections
|
GB201001621D0
(en)
|
2010-02-01 |
2010-03-17 |
Univ Catholique Louvain |
A tile-based processor architecture model for high efficiency embedded homogenous multicore platforms
|
US8850166B2
(en)
|
2010-02-18 |
2014-09-30 |
International Business Machines Corporation |
Load pair disjoint facility and instruction therefore
|
US8434074B2
(en)
|
2010-02-24 |
2013-04-30 |
Intel Corporation |
Register allocation with SIMD architecture using write masks
|
US8667260B2
(en)
|
2010-03-05 |
2014-03-04 |
International Business Machines Corporation |
Building approximate data dependences with a moving window
|
JP2011209904A
(ja)
|
2010-03-29 |
2011-10-20 |
Sony Corp |
命令フェッチ装置、および、プロセッサ
|
KR101664108B1
(ko)
|
2010-04-13 |
2016-10-11 |
삼성전자주식회사 |
멀티 코어의 동기화를 효율적으로 처리하기 위한 하드웨어 가속 장치 및 방법
|
US8290994B2
(en)
|
2010-05-05 |
2012-10-16 |
International Business Machines Corporation |
Obtaining file system view in block-level data storage systems
|
US8201024B2
(en)
|
2010-05-17 |
2012-06-12 |
Microsoft Corporation |
Managing memory faults
|
US8719589B2
(en)
|
2010-05-25 |
2014-05-06 |
Via Technologies, Inc. |
Microprocessor that facilitates task switching between multiple encrypted programs having different associated decryption key values
|
US8555038B2
(en)
|
2010-05-28 |
2013-10-08 |
Oracle International Corporation |
Processor and method providing instruction support for instructions that utilize multiple register windows
|
KR101731752B1
(ko)
|
2010-06-18 |
2017-04-28 |
보드 오브 리전츠 더 유니버시티 오브 텍사스 시스템 |
결합된 분기 타깃 및 프레디킷 예측
|
US10241799B2
(en)
|
2010-07-16 |
2019-03-26 |
Qualcomm Incorporated |
Out-of-order command execution with sliding windows to maintain completion statuses
|
US20120030451A1
(en)
|
2010-07-28 |
2012-02-02 |
Broadcom Corporation |
Parallel and long adaptive instruction set architecture
|
US9052890B2
(en)
|
2010-09-25 |
2015-06-09 |
Intel Corporation |
Execute at commit state update instructions, apparatus, methods, and systems
|
US8904115B2
(en)
|
2010-09-28 |
2014-12-02 |
Texas Instruments Incorporated |
Cache with multiple access pipelines
|
US9836304B2
(en)
|
2010-11-15 |
2017-12-05 |
Advanced Micro Devices, Inc. |
Cumulative confidence fetch throttling
|
US9552206B2
(en)
|
2010-11-18 |
2017-01-24 |
Texas Instruments Incorporated |
Integrated circuit with control node circuitry and processing circuitry
|
US8589892B2
(en)
|
2010-11-21 |
2013-11-19 |
International Business Machines Corporation |
Verification of speculative execution
|
US8612726B2
(en)
|
2010-12-07 |
2013-12-17 |
King Fahd University Of Petroleum And Minerals |
Multi-cycle programmable processor with FSM implemented controller selectively altering functional units datapaths based on instruction type
|
US9164772B2
(en)
|
2011-02-04 |
2015-10-20 |
Qualcomm Incorporated |
Hybrid queue for storing instructions from fetch queue directly in out-of-order queue or temporarily in in-order queue until space is available
|
US9176737B2
(en)
|
2011-02-07 |
2015-11-03 |
Arm Limited |
Controlling the execution of adjacent instructions that are dependent upon a same data condition
|
EP2689330B1
(en)
|
2011-03-25 |
2022-12-21 |
Intel Corporation |
Register file segments for supporting code block execution by using virtual cores instantiated by partitionable engines
|
TWI520070B
(zh)
|
2011-03-25 |
2016-02-01 |
軟體機器公司 |
使用可分割引擎實體化的虛擬核心以支援程式碼區塊執行的記憶體片段
|
US8909941B1
(en)
|
2011-03-31 |
2014-12-09 |
Xilinx, Inc. |
Programmable integrated circuit and a method of enabling the detection of tampering with data provided to a programmable integrated circuit
|
WO2012136766A1
(en)
|
2011-04-06 |
2012-10-11 |
Telefonaktiebolaget L M Ericsson (Publ) |
Multi-core processors
|
CN102221987B
(zh)
|
2011-05-11 |
2014-10-01 |
西安电子科技大学 |
基于嵌入式专用指令集处理器的指令集编码方法
|
US9652243B2
(en)
|
2011-06-29 |
2017-05-16 |
International Business Machines Corporation |
Predicting out-of-order instruction level parallelism of threads in a multi-threaded processor
|
US20130024676A1
(en)
|
2011-07-19 |
2013-01-24 |
Glew Andrew F |
Control flow integrity
|
CN102306094B
(zh)
|
2011-08-16 |
2014-03-26 |
北京北大众志微系统科技有限责任公司 |
实现现代处理器间接转移预测的装置及方法
|
US9697002B2
(en)
|
2011-10-03 |
2017-07-04 |
International Business Machines Corporation |
Computer instructions for activating and deactivating operands
|
CN102364431B
(zh)
*
|
2011-10-20 |
2014-09-10 |
北京北大众志微系统科技有限责任公司 |
一种实现读指令执行的方法及装置
|
CN104011705A
(zh)
|
2011-12-01 |
2014-08-27 |
新加坡国立大学 |
多形异构性多核架构
|
US8639882B2
(en)
|
2011-12-14 |
2014-01-28 |
Nvidia Corporation |
Methods and apparatus for source operand collector caching
|
WO2013095401A1
(en)
|
2011-12-20 |
2013-06-27 |
Intel Corporation |
System and method for out-of-order prefetch instructions in an in-order pipeline
|
EP2795484A4
(en)
|
2011-12-23 |
2015-11-11 |
Univ Arizona State |
METHOD OF MICRO-SPECIALIZATION IN DATABASE MANAGEMENT SYSTEMS
|
CN104040487B
(zh)
|
2011-12-23 |
2017-10-13 |
英特尔公司 |
用于合并掩码模式的指令
|
CN102566974B
(zh)
|
2012-01-14 |
2014-03-26 |
哈尔滨工程大学 |
基于同时多线程的取指控制方法
|
US9304776B2
(en)
|
2012-01-31 |
2016-04-05 |
Oracle International Corporation |
System and method for mitigating the impact of branch misprediction when exiting spin loops
|
US9348775B2
(en)
|
2012-03-16 |
2016-05-24 |
Analog Devices, Inc. |
Out-of-order execution of bus transactions
|
WO2013156825A1
(en)
|
2012-04-20 |
2013-10-24 |
Freescale Semiconductor, Inc. |
A computer system and a method for generating an optimized program code
|
US8930678B2
(en)
|
2012-04-26 |
2015-01-06 |
Intel Corporation |
Instruction and logic to length decode X86 instructions
|
KR102248470B1
(ko)
|
2012-06-15 |
2021-05-06 |
인텔 코포레이션 |
메모리로부터 순차적으로 판독하는 load들을 구성하는 메모리 일관성 모델에서 비순차 load들을 갖는 세마포어 방법 및 시스템
|
US8880638B2
(en)
|
2012-06-18 |
2014-11-04 |
International Business Machines Corporation |
Distributed image cache for servicing virtual resource requests in the cloud
|
US9160815B2
(en)
|
2012-06-28 |
2015-10-13 |
Intel Corporation |
Method and apparatus for virtual machine interoperability
|
CN105760140B
(zh)
|
2012-06-29 |
2019-09-13 |
英特尔公司 |
用于测试事务性执行状态的指令和逻辑
|
KR101964927B1
(ko)
|
2012-07-17 |
2019-04-03 |
삼성전자 주식회사 |
캐싱 프록시 방법 및 장치
|
GB2505884B
(en)
|
2012-09-12 |
2015-06-03 |
Imagination Tech Ltd |
Dynamically resizable circular buffers
|
US9063721B2
(en)
|
2012-09-14 |
2015-06-23 |
The Research Foundation For The State University Of New York |
Continuous run-time validation of program execution: a practical approach
|
US20140095847A1
(en)
|
2012-09-28 |
2014-04-03 |
Doron Orenstein |
Instruction and highly efficient micro-architecture to enable instant context switch for user-level threading
|
US9400650B2
(en)
|
2012-09-28 |
2016-07-26 |
Intel Corporation |
Read and write masks update instruction for vectorization of recursive computations over interdependent data
|
US9710276B2
(en)
|
2012-11-09 |
2017-07-18 |
Advanced Micro Devices, Inc. |
Execution of instruction loops using an instruction buffer
|
US8930760B2
(en)
|
2012-12-17 |
2015-01-06 |
International Business Machines Corporation |
Validating cache coherency protocol within a processor
|
US9619229B2
(en)
|
2012-12-27 |
2017-04-11 |
Intel Corporation |
Collapsing of multiple nested loops, methods and instructions
|
US9182986B2
(en)
|
2012-12-29 |
2015-11-10 |
Intel Corporation |
Copy-on-write buffer for restoring program code from a speculative region to a non-speculative region
|
US9361111B2
(en)
|
2013-01-09 |
2016-06-07 |
Arm Limited |
Tracking speculative execution of instructions for a register renaming data store
|
US10223124B2
(en)
|
2013-01-11 |
2019-03-05 |
Advanced Micro Devices, Inc. |
Thread selection at a processor based on branch prediction confidence
|
GB2514956B
(en)
|
2013-01-21 |
2015-04-01 |
Imagination Tech Ltd |
Allocating resources to threads based on speculation metric
|
US9354884B2
(en)
|
2013-03-13 |
2016-05-31 |
International Business Machines Corporation |
Processor with hybrid pipeline capable of operating in out-of-order and in-order modes
|
US9195606B2
(en)
|
2013-03-15 |
2015-11-24 |
Intel Corporation |
Dead block predictors for cooperative execution in the last level cache
|
US9632825B2
(en)
|
2013-03-15 |
2017-04-25 |
Intel Corporation |
Method and apparatus for efficient scheduling for asymmetrical execution units
|
RU2614583C2
(ru)
|
2013-03-15 |
2017-03-28 |
Интел Корпорейшн |
Определение профиля пути, используя комбинацию аппаратных и программных средств
|
US20140281622A1
(en)
|
2013-03-15 |
2014-09-18 |
Mahesh Wagh |
Method, apparatus, and system for improving resume times for root ports and root port integrated endpoints
|
US9471318B2
(en)
|
2013-03-15 |
2016-10-18 |
International Business Machines Corporation |
System management and instruction counting
|
US9891924B2
(en)
|
2013-03-15 |
2018-02-13 |
Intel Corporation |
Method for implementing a reduced size register view data structure in a microprocessor
|
US9880842B2
(en)
|
2013-03-15 |
2018-01-30 |
Intel Corporation |
Using control flow data structures to direct and track instruction execution
|
US10241793B2
(en)
|
2013-03-15 |
2019-03-26 |
Analog Devices Global |
Paralleizing loops in the presence of possible memory aliases
|
US9886277B2
(en)
|
2013-03-15 |
2018-02-06 |
Intel Corporation |
Methods and apparatus for fusing instructions to provide OR-test and AND-test functionality on multiple test sources
|
US9811342B2
(en)
|
2013-03-15 |
2017-11-07 |
Intel Corporation |
Method for performing dual dispatch of blocks and half blocks
|
JP6086230B2
(ja)
|
2013-04-01 |
2017-03-01 |
日本電気株式会社 |
中央演算装置、情報処理装置、および仮想コア内レジスタ値取得方法
|
US9594700B2
(en)
|
2013-04-17 |
2017-03-14 |
Nvidia Corporation |
Speculative memory controller
|
WO2014189510A1
(en)
|
2013-05-23 |
2014-11-27 |
Intel Corporation |
Techniques for detecting return-oriented programming
|
US9792252B2
(en)
|
2013-05-31 |
2017-10-17 |
Microsoft Technology Licensing, Llc |
Incorporating a spatial array into one or more programmable processor cores
|
GB2515076B
(en)
|
2013-06-13 |
2020-07-15 |
Advanced Risc Mach Ltd |
A data processing apparatus and method for handling retrieval of instructions from an instruction cache
|
US10372527B2
(en)
|
2013-07-15 |
2019-08-06 |
Intel Corporation |
Method of encoding data
|
GB2510655B
(en)
|
2013-07-31 |
2015-02-25 |
Imagination Tech Ltd |
Prioritizing instructions based on type
|
US9507404B2
(en)
|
2013-08-28 |
2016-11-29 |
Via Technologies, Inc. |
Single core wakeup multi-core synchronization mechanism
|
US20150074355A1
(en)
|
2013-09-12 |
2015-03-12 |
Lsi Corporation |
Efficient caching of file system journals
|
CN103473508B
(zh)
|
2013-09-17 |
2016-07-27 |
肖楠 |
操作系统内核运行时安全验证方法
|
US9547496B2
(en)
|
2013-11-07 |
2017-01-17 |
Microsoft Technology Licensing, Llc |
Energy efficient multi-modal instruction issue
|
CN104731718A
(zh)
*
|
2013-12-24 |
2015-06-24 |
上海芯豪微电子有限公司 |
一种缓存系统和方法
|
CN103744644B
(zh)
|
2014-01-13 |
2017-03-01 |
上海交通大学 |
采用四核结构搭建的四核处理器系统及数据交换方法
|
US9448936B2
(en)
|
2014-01-13 |
2016-09-20 |
Apple Inc. |
Concurrent store and load operations
|
US9785441B2
(en)
|
2014-05-29 |
2017-10-10 |
Mill Computing, Inc. |
Computer processor employing instructions with elided nop operations
|
US9830159B2
(en)
|
2014-06-02 |
2017-11-28 |
International Business Machines Corporation |
Suspending branch prediction upon entering transactional execution mode
|
CN104310225A
(zh)
|
2014-08-19 |
2015-01-28 |
中国十七冶集团有限公司 |
建筑起重机械安全控制装置
|
US20160055004A1
(en)
|
2014-08-21 |
2016-02-25 |
Edward T. Grochowski |
Method and apparatus for non-speculative fetch and execution of control-dependent blocks
|
CN104239047B
(zh)
|
2014-10-13 |
2017-10-24 |
深圳市神州海纳科技有限公司 |
一种信息采集的方法及其装置
|
US9875106B2
(en)
|
2014-11-12 |
2018-01-23 |
Mill Computing, Inc. |
Computer processor employing instruction block exit prediction
|
US9569613B2
(en)
|
2014-12-23 |
2017-02-14 |
Intel Corporation |
Techniques for enforcing control flow integrity using binary translation
|
CN104637288B
(zh)
|
2014-12-31 |
2019-03-08 |
小米科技有限责任公司 |
指令组确定方法和装置
|
US20160274915A1
(en)
|
2015-03-20 |
2016-09-22 |
Qualcomm Incorporated |
PROVIDING LOWER-OVERHEAD MANAGEMENT OF DATAFLOW EXECUTION OF LOOP INSTRUCTIONS BY OUT-OF-ORDER PROCESSORS (OOPs), AND RELATED CIRCUITS, METHODS, AND COMPUTER-READABLE MEDIA
|
US20160328237A1
(en)
|
2015-05-07 |
2016-11-10 |
Via Alliance Semiconductor Co., Ltd. |
System and method to reduce load-store collision penalty in speculative out of order engine
|
US10409606B2
(en)
|
2015-06-26 |
2019-09-10 |
Microsoft Technology Licensing, Llc |
Verifying branch targets
|
US9946548B2
(en)
|
2015-06-26 |
2018-04-17 |
Microsoft Technology Licensing, Llc |
Age-based management of instruction blocks in a processor instruction window
|
US10175988B2
(en)
|
2015-06-26 |
2019-01-08 |
Microsoft Technology Licensing, Llc |
Explicit instruction scheduler state information for a processor
|
US10191747B2
(en)
|
2015-06-26 |
2019-01-29 |
Microsoft Technology Licensing, Llc |
Locking operand values for groups of instructions executed atomically
|
US9720693B2
(en)
|
2015-06-26 |
2017-08-01 |
Microsoft Technology Licensing, Llc |
Bulk allocation of instruction blocks to a processor instruction window
|
US9940136B2
(en)
|
2015-06-26 |
2018-04-10 |
Microsoft Technology Licensing, Llc |
Reuse of decoded instructions
|
US20160378488A1
(en)
|
2015-06-26 |
2016-12-29 |
Microsoft Technology Licensing, Llc |
Access to target address
|
US10169044B2
(en)
|
2015-06-26 |
2019-01-01 |
Microsoft Technology Licensing, Llc |
Processing an encoding format field to interpret header information regarding a group of instructions
|
US20160378491A1
(en)
|
2015-06-26 |
2016-12-29 |
Microsoft Technology Licensing, Llc |
Determination of target location for transfer of processor control
|
US11755484B2
(en)
|
2015-06-26 |
2023-09-12 |
Microsoft Technology Licensing, Llc |
Instruction block allocation
|
US10346168B2
(en)
|
2015-06-26 |
2019-07-09 |
Microsoft Technology Licensing, Llc |
Decoupled processor instruction window and operand buffer
|
US9952867B2
(en)
|
2015-06-26 |
2018-04-24 |
Microsoft Technology Licensing, Llc |
Mapping instruction blocks based on block size
|
US10409599B2
(en)
|
2015-06-26 |
2019-09-10 |
Microsoft Technology Licensing, Llc |
Decoding information about a group of instructions including a size of the group of instructions
|
US10095519B2
(en)
|
2015-09-19 |
2018-10-09 |
Microsoft Technology Licensing, Llc |
Instruction block address register
|
US20170083343A1
(en)
|
2015-09-19 |
2017-03-23 |
Microsoft Technology Licensing, Llc |
Out of order commit
|
US9830152B2
(en)
|
2015-12-22 |
2017-11-28 |
Qualcomm Incorporated |
Selective storing of previously decoded instructions of frequently-called instruction sequences in an instruction sequence buffer to be executed by a processor
|
US10223118B2
(en)
|
2016-03-24 |
2019-03-05 |
Qualcomm Incorporated |
Providing references to previously decoded instructions of recently-provided instructions to be executed by a processor
|