BR112015030435A8 - computador, artigo de fabricação e processo para proporcionar temporizadores por processador virtuais para sistemas de processador múltiplo - Google Patents

computador, artigo de fabricação e processo para proporcionar temporizadores por processador virtuais para sistemas de processador múltiplo Download PDF

Info

Publication number
BR112015030435A8
BR112015030435A8 BR112015030435A BR112015030435A BR112015030435A8 BR 112015030435 A8 BR112015030435 A8 BR 112015030435A8 BR 112015030435 A BR112015030435 A BR 112015030435A BR 112015030435 A BR112015030435 A BR 112015030435A BR 112015030435 A8 BR112015030435 A8 BR 112015030435A8
Authority
BR
Brazil
Prior art keywords
timer
processor
timers
article
manufacture
Prior art date
Application number
BR112015030435A
Other languages
English (en)
Other versions
BR112015030435A2 (pt
Inventor
Sherwin Bruce
Hartwig Cody
Wohlgemuth Jason
Original Assignee
Microsoft Technology Licensing Llc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Microsoft Technology Licensing Llc filed Critical Microsoft Technology Licensing Llc
Publication of BR112015030435A2 publication Critical patent/BR112015030435A2/pt
Publication of BR112015030435A8 publication Critical patent/BR112015030435A8/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3243—Power saving in microcontroller unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
    • G06F9/4825—Interrupt from clock, e.g. time of day
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5061—Partitioning or combining of resources
    • G06F9/5077—Logical partitioning of resources; Management or configuration of virtualized resources
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/4401—Bootstrapping
    • G06F9/4418—Suspend and resume; Hibernate and awake
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Sources (AREA)

Abstract

resumo patente de invenção: "temporizadores por processador virtuais para sistemas de processador múltiplo". a presente invenção refere-se a um sistema que provê temporizadores por processador virtuais com base em um temporizador, tal como um temporizador de plataforma. para virtualizar um temporizador para ser usado por meio de cada processador independentemente, uma estrutura de dados é mantida na memória pelo temporizador, a estrutura de dados tem uma entrada para cada interrupção a ser produzida para cada processador usando-se o temporizador, a especificação do processador e do tempo devido, com as entradas classificadas pelo tempo devido. se o temporizador virtualizado for um temporizador de plataforma que mantém um contexto durante transições de potência, um processador poderá comutar para o temporizador por processador virtual mediante uma transição de potência com perda de contexto.
BR112015030435A 2013-06-13 2013-09-18 computador, artigo de fabricação e processo para proporcionar temporizadores por processador virtuais para sistemas de processador múltiplo BR112015030435A8 (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/916,621 US10534421B2 (en) 2013-06-13 2013-06-13 Virtual per-processor timers for multiprocessor systems
PCT/US2013/060242 WO2014200520A1 (en) 2013-06-13 2013-09-18 Virtual per processor timers for multiprocessor systems

Publications (2)

Publication Number Publication Date
BR112015030435A2 BR112015030435A2 (pt) 2017-07-25
BR112015030435A8 true BR112015030435A8 (pt) 2019-12-24

Family

ID=49447795

Family Applications (1)

Application Number Title Priority Date Filing Date
BR112015030435A BR112015030435A8 (pt) 2013-06-13 2013-09-18 computador, artigo de fabricação e processo para proporcionar temporizadores por processador virtuais para sistemas de processador múltiplo

Country Status (6)

Country Link
US (1) US10534421B2 (pt)
EP (1) EP3008544B1 (pt)
CN (1) CN105474127B (pt)
BR (1) BR112015030435A8 (pt)
ES (1) ES2757173T3 (pt)
WO (1) WO2014200520A1 (pt)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9703951B2 (en) 2014-09-30 2017-07-11 Amazon Technologies, Inc. Allocation of shared system resources
US9754103B1 (en) 2014-10-08 2017-09-05 Amazon Technologies, Inc. Micro-architecturally delayed timer
US9378363B1 (en) * 2014-10-08 2016-06-28 Amazon Technologies, Inc. Noise injected virtual timer
US9491112B1 (en) 2014-12-10 2016-11-08 Amazon Technologies, Inc. Allocating processor resources based on a task identifier
US9864636B1 (en) 2014-12-10 2018-01-09 Amazon Technologies, Inc. Allocating processor resources based on a service-level agreement
CN105700961B (zh) * 2016-02-29 2019-03-08 华为技术有限公司 业务容器创建方法及装置
US10664311B1 (en) 2017-01-31 2020-05-26 Parallels International Gmbh Timer object management for a multiprocessor virtual environment
US10496572B1 (en) 2017-03-06 2019-12-03 Apple Inc. Intracluster and intercluster interprocessor interrupts including a retract interrupt that causes a previous interrupt to be canceled
WO2019075745A1 (zh) * 2017-10-20 2019-04-25 深圳市汇顶科技股份有限公司 虚拟定时器的定时方法及其装置、电子装置
CN108376059B (zh) * 2018-02-12 2021-06-25 山东师范大学 一种通用计算机语音开机唤醒装置
CN112559117A (zh) * 2019-09-25 2021-03-26 阿里巴巴集团控股有限公司 定时器处理方法、装置、电子设备及计算机存储介质

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5659720A (en) * 1995-04-27 1997-08-19 Emulex Corporatioln Computer control device for managing a timer array
US6205509B1 (en) * 1999-07-15 2001-03-20 3Com Corporation Method for improving interrupt response time
US7328294B2 (en) * 2001-12-03 2008-02-05 Sun Microsystems, Inc. Methods and apparatus for distributing interrupts
JP4818918B2 (ja) 2003-08-28 2011-11-16 ミップス テクノロジーズ インコーポレイテッド マルチスレッド化されたマイクロプロセッサで並行命令ストリームを開始する命令
US7574709B2 (en) 2004-04-30 2009-08-11 Microsoft Corporation VEX-virtual extension framework
US7461173B2 (en) * 2004-06-30 2008-12-02 Intel Corporation Distributing timers across processors
US7383460B2 (en) 2005-03-25 2008-06-03 Microsoft Corporation Method and system for configuring a timer
US7434003B2 (en) 2005-11-15 2008-10-07 Microsoft Corporation Efficient operating system operation on a hypervisor
US7886177B2 (en) * 2006-12-27 2011-02-08 Intel Corporation Method and apparatus of collecting timer ticks
KR101366802B1 (ko) 2007-01-05 2014-02-21 삼성전자주식회사 실시간 운영체제를 위한 스케쥴링 방법 및 장치
JP2008171293A (ja) * 2007-01-15 2008-07-24 Hitachi Ltd 仮想計算機システムのスケジューリング方法
CN100592260C (zh) 2008-04-07 2010-02-24 谢维信 一种提高计算机内核定时器控制精度的方法
US7941688B2 (en) * 2008-04-09 2011-05-10 Microsoft Corporation Managing timers in a multiprocessor environment
US8688964B2 (en) * 2009-07-20 2014-04-01 Microchip Technology Incorporated Programmable exception processing latency
JP5388909B2 (ja) * 2010-03-09 2014-01-15 株式会社日立製作所 ハイパバイザ、計算機システム、及び、仮想プロセッサのスケジューリング方法
JP5308383B2 (ja) * 2010-03-18 2013-10-09 パナソニック株式会社 仮想マルチプロセッサシステム
JP2012113558A (ja) 2010-11-25 2012-06-14 Panasonic Corp 割込み制御装置、割込み制御方法及び集積回路
US8572628B2 (en) 2010-12-02 2013-10-29 International Business Machines Corporation Inter-thread data communications in a computer processor
US8959270B2 (en) 2010-12-07 2015-02-17 Apple Inc. Interrupt distribution scheme
US9183030B2 (en) 2011-04-27 2015-11-10 Microsoft Technology Licensing, Llc Virtual processor allocation techniques
US9208113B2 (en) * 2013-01-15 2015-12-08 Apple Inc. Deferred inter-processor interrupts
US9280388B2 (en) * 2013-01-22 2016-03-08 Oracle International Corporation Method and apparatus for efficient scheduling of multithreaded programs

Also Published As

Publication number Publication date
US10534421B2 (en) 2020-01-14
EP3008544B1 (en) 2019-10-23
WO2014200520A1 (en) 2014-12-18
CN105474127A (zh) 2016-04-06
US20140372786A1 (en) 2014-12-18
CN105474127B (zh) 2018-12-11
ES2757173T3 (es) 2020-04-28
BR112015030435A2 (pt) 2017-07-25
EP3008544A1 (en) 2016-04-20

Similar Documents

Publication Publication Date Title
BR112015030435A8 (pt) computador, artigo de fabricação e processo para proporcionar temporizadores por processador virtuais para sistemas de processador múltiplo
BR112014001734A2 (pt) melhora da eficiência e precisão da geocerca com base na história do usuário
BR112016019940A2 (pt) edição de genoma sem nucleases
BR112015031231A8 (pt) método, dispositivo de armazenamento legível por computador e sistema para utilizar condições ambientais em adição a outras informações de estado do diálogo em um sistema de diálogo de conversação
BR112014005227A2 (pt) método implantado por pelo menos um dispositivo de computação e dispositivo de computação
BR112015003786A2 (pt) redimensionamento de uma instância de máquina virtual
BR112017021375A2 (pt) método de renderização de conteúdo de mídia, peça de equipamento de usuário e sistema
BR112014005410A8 (pt) Aproximação semântica
BR112015028564A2 (pt) encapsulados
BR112017010225A2 (pt) complexidade de localização de ativos e recursos de língua arbitrários
GB2513266A (en) Providing logical partitions with hardware-thread specific information reflective of exclusive use of a processor core
BR112014005427A2 (pt) método implantado por um dispositivo de computação
BR102013031320A8 (pt) sistema e meio legível por computador não-transitório
BR112015001467A2 (pt) busca estruturada com base em informação de gráfico social
BR112016012076A2 (pt) Dispositivo, método e sistema de fornecer visor estendido com visor montado na cabeça
IN2014DE01235A (pt)
BR112017024301A2 (pt) janela de instruções e buffer de operandos de processador dissociados
BR112013006488A2 (pt) técnicas de comunicação entre processadores em uma plataforma de computação com múltiplos processadores.
GB2502937A (en) Running a plurality of instances of an application
BR112015025695A2 (pt) pré-geração de objeto de exibição
BR112015018950A2 (pt) máscara de memória de alteração de fase
BR112015007448A2 (pt) processo para preparar um amido inibido
BR112015021189A2 (pt) métodos de banco de células de alta densidade
BR112014003123A2 (pt) método implementado em computador e meios de armazenamento legíveis por computador
BR112015005653A2 (pt) Método de promover o desenvolvimento de oócitos maduros e de aumentar a polimerização de actina em tecido ovariano, e uso de um agente que perturba a sinalização na trajetória hippo, ou um agente que age a jusante da sinalização hippo perturbada

Legal Events

Date Code Title Description
B06F Objections, documents and/or translations needed after an examination request according [chapter 6.6 patent gazette]
B06U Preliminary requirement: requests with searches performed by other patent offices: procedure suspended [chapter 6.21 patent gazette]
B11B Dismissal acc. art. 36, par 1 of ipl - no reply within 90 days to fullfil the necessary requirements
B350 Update of information on the portal [chapter 15.35 patent gazette]