BR112016006103A2 - conversor analógico para digital de aproximação sucessiva sequenciada - Google Patents

conversor analógico para digital de aproximação sucessiva sequenciada

Info

Publication number
BR112016006103A2
BR112016006103A2 BR112016006103A BR112016006103A BR112016006103A2 BR 112016006103 A2 BR112016006103 A2 BR 112016006103A2 BR 112016006103 A BR112016006103 A BR 112016006103A BR 112016006103 A BR112016006103 A BR 112016006103A BR 112016006103 A2 BR112016006103 A2 BR 112016006103A2
Authority
BR
Brazil
Prior art keywords
stage
signal
significant bits
unit configured
analog
Prior art date
Application number
BR112016006103A
Other languages
English (en)
Inventor
Park Hyunsik
Limotyrakis Sotirios
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of BR112016006103A2 publication Critical patent/BR112016006103A2/pt

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/14—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit
    • H03M1/145—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit the steps being performed sequentially in series-connected stages
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/34—Analogue value compared with reference values
    • H03M1/38—Analogue value compared with reference values sequentially only, e.g. successive approximation type
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
    • H03M1/0675—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy
    • H03M1/069—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy by range overlap between successive stages or steps
    • H03M1/0695—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy by range overlap between successive stages or steps using less than the maximum number of output states per stage or step, e.g. 1.5 per stage or less than 1.5 bit per stage type
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/34—Analogue value compared with reference values
    • H03M1/38—Analogue value compared with reference values sequentially only, e.g. successive approximation type
    • H03M1/46—Analogue value compared with reference values sequentially only, e.g. successive approximation type with digital/analogue converter for supplying reference values to converter
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66—Digital/analogue converters
    • H03M1/74—Simultaneous conversion
    • H03M1/80—Simultaneous conversion using weighted impedances
    • H03M1/802—Simultaneous conversion using weighted impedances using capacitors, e.g. neuron-mos transistors, charge coupled devices
    • H03M1/804—Simultaneous conversion using weighted impedances using capacitors, e.g. neuron-mos transistors, charge coupled devices with charge redistribution

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)
  • Power Engineering (AREA)

Abstract

----------------------- page 1----------------------- 1/1 resumo "conversor analã“gico para digital de aproximaã‡ãƒo sucessiva sequenciada" uma conversã£o de dados analã³gicos para digitais de mãºltiplos estã¡gios, incluindo: uma unidade de primeiro estã¡gio configurada para processar um sinal de entrada analã³gica em um primeiro nãºmero de bits mais significativos utilizando um primeiro sinal de referãªncia, e para enviar um sinal residual de primeiro estã¡gio; uma unidade de segundo estã¡gio configurada para receber e processar o sinal residual de primeiro estã¡gio em um segundo nãºmero dos bits menos significativos restantes utilizando um segundo sinal de referãªncia; uma unidade de amostragem configurada para amostrar o sinal residual de primeiro estã¡gio recebido da unidade de primeiro estã¡gio na unidade de segundo estã¡gios com um elemento passivo; e uma unidade de saã­da configurada para enviar um valor digital que ã© uma combinaã§ã£o do primeiro nãºmero de bits mais significativos e o segundo nãºmero de bits menos significativos restantes.
BR112016006103A 2013-09-19 2014-09-12 conversor analógico para digital de aproximação sucessiva sequenciada BR112016006103A2 (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14/031,512 US9059730B2 (en) 2013-09-19 2013-09-19 Pipelined successive approximation analog-to-digital converter
PCT/US2014/055312 WO2015041937A1 (en) 2013-09-19 2014-09-12 Pipelined successive approximation analog-to-digital converter

Publications (1)

Publication Number Publication Date
BR112016006103A2 true BR112016006103A2 (pt) 2017-08-01

Family

ID=51589557

Family Applications (1)

Application Number Title Priority Date Filing Date
BR112016006103A BR112016006103A2 (pt) 2013-09-19 2014-09-12 conversor analógico para digital de aproximação sucessiva sequenciada

Country Status (7)

Country Link
US (1) US9059730B2 (pt)
EP (1) EP3047574A1 (pt)
JP (1) JP2016531532A (pt)
KR (1) KR20160058140A (pt)
CN (1) CN105556847A (pt)
BR (1) BR112016006103A2 (pt)
WO (1) WO2015041937A1 (pt)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9455737B1 (en) 2015-09-25 2016-09-27 Qualcomm Incorporated Delta-sigma analog-to-digital converter (ADC) with time-interleaved (TI) or two-step successive approximation register (SAR) quantizer
JP2017135616A (ja) * 2016-01-28 2017-08-03 日本放送協会 アナログ・デジタル変換回路
US9705520B1 (en) 2016-09-08 2017-07-11 Stmicroelectronics International N.V. Circuit and method for generating reference signals for hybrid analog-to-digital convertors
US9973202B2 (en) * 2016-09-20 2018-05-15 Kabushiki Kaisha Toshiba Successive approximation register analog-to-digital converter
US9647740B1 (en) * 2016-10-25 2017-05-09 Motorola Mobility Llc Proximal user detection with a complex measurement receiver
EP3334047B1 (en) * 2016-12-08 2021-04-21 Stichting IMEC Nederland A method of gain calibration in a two-stage pipelined successive approximation register analog-to-digital converter and a two-stage pipelined successive approximation register analog-to-digital converter
EP3334049B1 (en) * 2016-12-08 2021-04-21 Stichting IMEC Nederland A method of digital-to-analog converter mismatch calibration in a successive approximation register analog-to-digital converter and a successive approximation register analog-to-digital converter
EP3334050A1 (en) * 2016-12-08 2018-06-13 Stichting IMEC Nederland A method of offset calibration in a successive approximation register analog-to-digital converter and a successive approximation register analog-to-digital converter
US11018668B2 (en) * 2017-11-14 2021-05-25 Shuze Zhao Characterization of power delivery network in field programmable gate arrays or digital integrated circuits
CN108880546B (zh) * 2018-07-09 2021-04-30 电子科技大学 一种应用于逐次逼近模数转换器的电容校正方法
US10763886B1 (en) * 2019-08-20 2020-09-01 Texas Instruments Incorporated Dithering and calibration technique in multi-stage ADC
KR20210100438A (ko) 2020-02-06 2021-08-17 삼성전자주식회사 아날로그 디지털 변환 장치 및 아날로그 디지털 변환 방법

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5151700A (en) * 1989-08-04 1992-09-29 Matsushita Electric Industrial Co., Ltd. Serial-parallel type a/d converter
JP3182444B2 (ja) * 1992-03-04 2001-07-03 株式会社日立製作所 Ａｄ変換器
JPH0774635A (ja) * 1993-07-02 1995-03-17 Mitsubishi Electric Corp アナログ・デジタル変換装置
JP3510306B2 (ja) * 1994-01-31 2004-03-29 ソニー株式会社 アナログデイジタル変換回路
US5771012A (en) 1996-09-11 1998-06-23 Harris Corporation Integrated circuit analog-to-digital converter and associated calibration method and apparatus
US6124818A (en) 1998-10-21 2000-09-26 Linear Technology Corporation Pipelined successive approximation analog-to-digital converters
US6489914B1 (en) 2001-12-04 2002-12-03 Motorola, Inc. RSD analog to digital converter
JP5072607B2 (ja) * 2008-01-07 2012-11-14 株式会社東芝 Ａ／ｄ変換装置
DE102009004564B4 (de) 2009-01-14 2013-08-22 Texas Instruments Deutschland Gmbh ADC mit energiesparender Abtastung
KR101381250B1 (ko) 2010-09-15 2014-04-04 한국전자통신연구원 아날로그 디지털 변환 장치 및 그것의 기준 전압 제어 방법
KR101678842B1 (ko) 2010-10-22 2016-11-23 삼성전자주식회사 아날로그 디지털 컨버터 및 이를 포함하는 이미지 센서
US8659462B2 (en) * 2010-12-10 2014-02-25 Lg Display Co., Ltd. Successive approximation register analog-to-digital converter and analog-to-digital conversion method using the same
US8471751B2 (en) * 2011-06-30 2013-06-25 Intel Corporation Two-stage analog-to-digital converter using SAR and TDC
US8643529B2 (en) * 2012-06-05 2014-02-04 Himax Technologies Limited SAR assisted pipelined ADC and method for operating the same
US8614638B1 (en) * 2012-06-19 2013-12-24 Qualcomm Incorporated Hybrid successive approximation analog-to-digital converter
JP6111662B2 (ja) * 2012-12-28 2017-04-12 富士通株式会社 アナログ／デジタル変換器
CN103281080B (zh) * 2013-04-25 2017-03-15 清华大学 一种流水线结构模数转换器的前端电路及其时序控制方法

Also Published As

Publication number Publication date
KR20160058140A (ko) 2016-05-24
EP3047574A1 (en) 2016-07-27
JP2016531532A (ja) 2016-10-06
WO2015041937A1 (en) 2015-03-26
US9059730B2 (en) 2015-06-16
CN105556847A (zh) 2016-05-04
US20150077280A1 (en) 2015-03-19

Similar Documents

Publication Publication Date Title
BR112016006103A2 (pt) conversor analógico para digital de aproximação sucessiva sequenciada
BR112018006392A2 (pt) sistema lidar com medição de intensidade de sinal refletido
BR112019006196A2 (pt) filtros de interpolação melhorados para intrapredição em codificação de vídeo
BR112012027216A2 (pt) dispositivo de formação de imagem em estado sólido, método de conversão analógico- digital
WO2014053911A3 (en) Analog to digital converter including a pre-charge circuit
BR112014032856A8 (pt) Método para converter um açúcar para álcool de furfuril
BR112015003406A2 (pt) acesso a nível de bloco para armazenamento paralelo
BR112015007763A2 (pt) estrutura de sintaxe de parâmetro de decodificador de referência hipotética
BR112015022788A2 (pt) sistema de determinação de emoção de contexto
BR112016010197A2 (pt) ?codificador para codificar um sinal áudio, sistema de transmissão de áudio e método para determinar os valores de correção?
WO2014060549A3 (en) Statistical linguistic analysis of source content
BR112015008574A2 (pt) camadas-alvo de saída em codificação de vídeo
BR112015022636A2 (pt) sistema de determinação de contexto de saúde
BR112017021352A2 (pt) seleção de codificador
BR112018073895A2 (pt) entradas de amostra e acesso aleatório
BR112018014230A2 (pt) detector de ativação
BR112018011763A2 (pt) composição de combustível para aviação
Aguilar-Guevara Weak definites
AR072599A1 (es) Optimizacion de la operacion de un procesador en un sistema de procesa-miento que incluye uno o varios filtros digitales
AR077253A1 (es) Uso multi-bit de un optoacoplador estandar
BR112018005901A2 (pt) ?codificador para codificação de uma pluralidade de amostras de áudio de domínio de tempo e seu método, decodificador para decodificação de uma pluralidade de amostras de áudio de domínio espectral e seu método e sistema?
BR112018007619A2 (pt) sinalização de tarefa de um percurso crítico de execução
BR112017017900A2 (pt) método para o processamento de biomassa que contém celulose, e, uso de um composto.
BRPI0921933A2 (pt) componente estrutural de uma aeronave ou espaçonave e uma disposição de componente de fuselagem de uma aeronave ou espaçonave.
PL413959A1 (pl) Układ do przetwarzania wielkości analogowej na skompresowane słowo cyfrowe

Legal Events

Date Code Title Description
B06F Objections, documents and/or translations needed after an examination request according [chapter 6.6 patent gazette]
B06U Preliminary requirement: requests with searches performed by other patent offices: procedure suspended [chapter 6.21 patent gazette]
B11B Dismissal acc. art. 36, par 1 of ipl - no reply within 90 days to fullfil the necessary requirements