AU6128486A - Selective operation of processing elements in a single instruction, multiple data stream, (simd) computer system - Google Patents

Selective operation of processing elements in a single instruction, multiple data stream, (simd) computer system

Info

Publication number
AU6128486A
AU6128486A AU61284/86A AU6128486A AU6128486A AU 6128486 A AU6128486 A AU 6128486A AU 61284/86 A AU61284/86 A AU 61284/86A AU 6128486 A AU6128486 A AU 6128486A AU 6128486 A AU6128486 A AU 6128486A
Authority
AU
Australia
Prior art keywords
simd
computer system
data stream
multiple data
processing elements
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU61284/86A
Other languages
English (en)
Inventor
Loren C. Carpenter
Thomas D. Duff
Adam E Levinthal
Thomas Porter
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Pixar
Original Assignee
Pixar
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Pixar filed Critical Pixar
Publication of AU6128486A publication Critical patent/AU6128486A/en
Abandoned legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/80Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Multi Processors (AREA)
  • Image Processing (AREA)
AU61284/86A 1985-06-24 1986-06-23 Selective operation of processing elements in a single instruction, multiple data stream, (simd) computer system Abandoned AU6128486A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US74840985A 1985-06-24 1985-06-24
US748409 1985-06-24

Publications (1)

Publication Number Publication Date
AU6128486A true AU6128486A (en) 1987-01-30

Family

ID=25009327

Family Applications (1)

Application Number Title Priority Date Filing Date
AU61284/86A Abandoned AU6128486A (en) 1985-06-24 1986-06-23 Selective operation of processing elements in a single instruction, multiple data stream, (simd) computer system

Country Status (8)

Country Link
EP (1) EP0227811A1 (ja)
JP (1) JPS6254359A (ja)
AU (1) AU6128486A (ja)
CA (1) CA1267230A (ja)
DE (1) DE3620982A1 (ja)
FR (1) FR2583904A1 (ja)
GB (1) GB2177526B (ja)
WO (1) WO1987000318A1 (ja)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2211638A (en) * 1987-10-27 1989-07-05 Ibm Simd array processor
GB2201015B (en) * 1987-02-10 1990-10-10 Univ Southampton Parallel processor array and array element
US5262965A (en) * 1988-10-31 1993-11-16 Bts-Broadcast Television Systems, Inc. System and method for high speed computer graphics image computation using a parallel connected, asynchronous multiprocessor ring coupled to a synchronous special purpose video processing ring
JP2578286Y2 (ja) * 1992-03-18 1998-08-06 日本精工株式会社 等速ジョイント
FR2693576B1 (fr) * 1992-07-13 1994-09-30 Texas Instruments France Système multiprocesseur à contrôle local.
FR2735253B1 (fr) * 1995-06-08 1999-10-22 Hewlett Packard Co Synchronisation de donnees entre plusieurs dispositifs de restitution asynchrones de donnees
AU717336B2 (en) * 1997-04-30 2000-03-23 Canon Kabushiki Kaisha Graphics processor architecture
US6366999B1 (en) * 1998-01-28 2002-04-02 Bops, Inc. Methods and apparatus to support conditional execution in a VLIW-based array processor with subword execution
JPH11246581A (ja) * 1998-02-28 1999-09-14 Tonen Corp 亜鉛−モリブデン系ジチオカルバミン酸塩誘導体、その製造方法およびそれを含有する潤滑油組成物
US6732253B1 (en) 2000-11-13 2004-05-04 Chipwrights Design, Inc. Loop handling for single instruction multiple datapath processor architectures
US6931518B1 (en) 2000-11-28 2005-08-16 Chipwrights Design, Inc. Branching around conditional processing if states of all single instruction multiple datapaths are disabled and the computer program is non-deterministic
US7493607B2 (en) 2002-07-09 2009-02-17 Bluerisc Inc. Statically speculative compilation and execution
US20050114850A1 (en) 2003-10-29 2005-05-26 Saurabh Chheda Energy-focused re-compilation of executables and hardware mechanisms based on compiler-architecture interaction and compiler-inserted control
US7996671B2 (en) 2003-11-17 2011-08-09 Bluerisc Inc. Security of program executables and microprocessors based on compiler-architecture interaction
US8607209B2 (en) 2004-02-04 2013-12-10 Bluerisc Inc. Energy-focused compiler-assisted branch prediction
US7434028B2 (en) * 2004-12-15 2008-10-07 Intel Corporation Hardware stack having entries with a data portion and associated counter
US20080126766A1 (en) 2006-11-03 2008-05-29 Saurabh Chheda Securing microprocessors against information leakage and physical tampering
JP5452066B2 (ja) * 2009-04-24 2014-03-26 本田技研工業株式会社 並列計算装置
JP5358287B2 (ja) * 2009-05-19 2013-12-04 本田技研工業株式会社 並列計算装置

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4101960A (en) * 1977-03-29 1978-07-18 Burroughs Corporation Scientific processor
JPS56127266A (en) * 1980-03-10 1981-10-05 Ibm Method of executing and controlling command stream
US4435758A (en) * 1980-03-10 1984-03-06 International Business Machines Corporation Method for conditional branch execution in SIMD vector processors
US4574348A (en) * 1983-06-01 1986-03-04 The Boeing Company High speed digital signal processor architecture

Also Published As

Publication number Publication date
WO1987000318A1 (en) 1987-01-15
DE3620982A1 (de) 1987-01-29
JPH031699B2 (ja) 1991-01-11
GB2177526B (en) 1990-02-14
FR2583904A1 (fr) 1986-12-26
EP0227811A1 (en) 1987-07-08
GB2177526A (en) 1987-01-21
JPS6254359A (ja) 1987-03-10
GB8614907D0 (en) 1986-07-23
CA1267230A (en) 1990-03-27

Similar Documents

Publication Publication Date Title
AU6128486A (en) Selective operation of processing elements in a single instruction, multiple data stream, (simd) computer system
EP0605401A3 (en) Parallel computer system using a simd method.
AU582822B2 (en) Multiprocessor computer system employing a plurality of tightly coupled processors
IL77504A (en) Secure data processing system architecture with format control
EP0260409A3 (en) Data processing system with two execution units
AU3351584A (en) Data processing system architecture
AU559960B2 (en) Error recovery system in data processor
AU8061787A (en) Data processing system
EP0220684A3 (en) Data processing system
EP0278169A3 (en) Input system for a data processing apparatus
EP0199173A3 (en) Data processing system
HK28296A (en) Data processing system
AU591195B2 (en) Input/Output controller for a data processing system
GB2176921B (en) A sales data processing system
EP0199006A3 (en) A data processing system for optimising a machine code instruction stream
EP0191402A3 (en) Data processing system
AU581352B2 (en) Multi-node data processing system
PT82859A (en) Data processing system
AU577455B2 (en) Microprogram data processing apparatus
EP0364000A3 (en) A special purpose processor for off-loading many operating system functions in a large data processing system
GB2250114B (en) Multiple data processing system
GB2177573B (en) Data processing system
AU1617888A (en) Interprocessor communication system in information processing system enabling communication between execution processor units during communication between other processor units
AU580399B2 (en) Maintaining a clock while changing operating systems in a computer system
EP0133117A3 (en) Independently operable local area network