ATE68275T1 - Komplementierschaltung fuer binaerzahlen. - Google Patents

Komplementierschaltung fuer binaerzahlen.

Info

Publication number
ATE68275T1
ATE68275T1 AT86305249T AT86305249T ATE68275T1 AT E68275 T1 ATE68275 T1 AT E68275T1 AT 86305249 T AT86305249 T AT 86305249T AT 86305249 T AT86305249 T AT 86305249T AT E68275 T1 ATE68275 T1 AT E68275T1
Authority
AT
Austria
Prior art keywords
circuitry
stage
input
bit
exclusive
Prior art date
Application number
AT86305249T
Other languages
English (en)
Inventor
Lauren Ann Christopher
Original Assignee
Rca Licensing Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rca Licensing Corp filed Critical Rca Licensing Corp
Application granted granted Critical
Publication of ATE68275T1 publication Critical patent/ATE68275T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/3808—Details concerning the type of numbers or the way they are handled
    • G06F2207/3832—Less usual number representations
    • G06F2207/3836—One's complement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/48—Indexing scheme relating to groups G06F7/48 - G06F7/575
    • G06F2207/4802—Special implementations
    • G06F2207/4816—Pass transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Logic Circuits (AREA)
  • Electrophonic Musical Instruments (AREA)
  • Ultra Sonic Daignosis Equipment (AREA)
  • Details Of Television Scanning (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Analogue/Digital Conversion (AREA)
  • Developing Agents For Electrophotography (AREA)
  • Amplifiers (AREA)
  • Organic Low-Molecular-Weight Compounds And Preparation Thereof (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Radar Systems Or Details Thereof (AREA)
  • Manipulation Of Pulses (AREA)
AT86305249T 1985-07-15 1986-07-08 Komplementierschaltung fuer binaerzahlen. ATE68275T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/755,011 US4709226A (en) 1985-07-15 1985-07-15 Circuitry for complementing binary numbers
EP86305249A EP0209308B1 (de) 1985-07-15 1986-07-08 Komplementierschaltung für Binärzahlen

Publications (1)

Publication Number Publication Date
ATE68275T1 true ATE68275T1 (de) 1991-10-15

Family

ID=25037332

Family Applications (1)

Application Number Title Priority Date Filing Date
AT86305249T ATE68275T1 (de) 1985-07-15 1986-07-08 Komplementierschaltung fuer binaerzahlen.

Country Status (10)

Country Link
US (1) US4709226A (de)
EP (1) EP0209308B1 (de)
JP (1) JPH0785221B2 (de)
KR (1) KR940008612B1 (de)
AT (1) ATE68275T1 (de)
AU (1) AU589982B2 (de)
CA (1) CA1246234A (de)
DE (1) DE3681840D1 (de)
ES (1) ES2000270A6 (de)
FI (1) FI862883A (de)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6478029A (en) * 1987-09-18 1989-03-23 Mitsubishi Electric Corp Semiconductor integrated circuit
JP2558739B2 (ja) * 1987-09-28 1996-11-27 株式会社東芝 絶対値回路
US5307474A (en) * 1987-09-30 1994-04-26 Mitsubishi Denki Kabushiki Kaisha Apparatus and method for processing literal operand computer instructions
JPH0774989B2 (ja) * 1988-01-18 1995-08-09 株式会社東芝 符号変換回路
US5018094A (en) * 1988-08-30 1991-05-21 Siemens Aktiengesellschaft Dual incrementer
US5237513A (en) * 1989-11-20 1993-08-17 Massachusetts Institute Of Technology Optimal integrated circuit generation
US5162796A (en) * 1990-07-31 1992-11-10 Inmos Limited Digital signal inversion employing cross-over switch
US5268858A (en) * 1991-08-30 1993-12-07 Cyrix Corporation Method and apparatus for negating an operand
JPH0580982A (ja) * 1991-09-19 1993-04-02 Nec Corp 絶対値回路
US5548542A (en) * 1992-08-14 1996-08-20 Harris Corporation Half-band filter and method
KR950009682B1 (ko) * 1993-04-30 1995-08-26 현대전자산업주식회사 병렬 증분기를 이용한 2의 보수기
US5563813A (en) * 1994-06-01 1996-10-08 Industrial Technology Research Institute Area/time-efficient motion estimation micro core
US5831886A (en) * 1996-09-24 1998-11-03 Samsung Electronics Co., Ltd. Calculating a + sign(A) in a single instruction cycle
US5831887A (en) * 1996-09-24 1998-11-03 Samsung Electronics Co., Ltd. Calculating 2A-sign(A) in a single instruction cycle
US5856936A (en) * 1996-09-24 1999-01-05 Samsung Semiconductor, Inc. Calculating A - sign(A) in a single instruction cycle
US5835394A (en) * 1996-09-24 1998-11-10 Samsung Electronics Co., Ltd. Calculating selected sign 3 expression in a single instruction cycle
US5850347A (en) * 1996-09-24 1998-12-15 Samsung Semiconductor, Inc. Calculating 2A+ sign(A) in a single instruction cycle
KR100345413B1 (ko) * 1999-11-05 2002-07-26 한국타이어 주식회사 고무압연장치
WO2001046795A2 (en) 1999-12-23 2001-06-28 Intel Corporation Method and apparatus for performing single-cycle addition or subtraction and comparison in redundant form arithmetic
US6813628B2 (en) 1999-12-23 2004-11-02 Intel Corporation Method and apparatus for performing equality comparison in redundant form arithmetic
US6826588B2 (en) 1999-12-23 2004-11-30 Intel Corporation Method and apparatus for a fast comparison in redundant form arithmetic
US20040015534A1 (en) * 2002-07-17 2004-01-22 Sun Microsystems, Inc. Method for adding one to a binary number
CN103929430A (zh) * 2014-05-03 2014-07-16 郑卫兵 基于移动终端多媒体信息发送后的反馈方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3949299A (en) * 1974-11-05 1976-04-06 North Electric Company Signal coding for telephone communication system
JPS5320833A (en) * 1976-08-11 1978-02-25 Seiko Epson Corp Absolute value arithmetic circuit
US4357675A (en) * 1980-08-04 1982-11-02 Bell Telephone Laboratories, Incorporated Ripple-carry generating circuit with carry regeneration
US4369500A (en) * 1980-10-20 1983-01-18 Motorola Inc. High speed NXM bit digital, repeated addition type multiplying circuit
EP0051079B1 (de) * 1980-11-03 1984-09-26 Deutsche ITT Industries GmbH Binäres MOS-Ripple-Carry-Parallel-Addier/Subtrahierwerk und dafür geeignete Addier/Subtrahierstufe
US4422143A (en) * 1980-11-24 1983-12-20 Texas Instruments Incorporated Microprocessor ALU with absolute value function
US4417315A (en) * 1981-07-14 1983-11-22 Rockwell International Corporation Method and apparatus for incrementing a digital word
US4486851A (en) * 1982-07-01 1984-12-04 Rca Corporation Incrementing/decrementing circuit as for a FIR filter
US4520347A (en) * 1982-11-22 1985-05-28 Motorola, Inc. Code conversion circuit

Also Published As

Publication number Publication date
KR940008612B1 (ko) 1994-09-24
US4709226A (en) 1987-11-24
AU5983186A (en) 1987-01-22
FI862883A0 (fi) 1986-07-08
JPS6220028A (ja) 1987-01-28
FI862883A (fi) 1987-01-16
EP0209308B1 (de) 1991-10-09
JPH0785221B2 (ja) 1995-09-13
EP0209308A2 (de) 1987-01-21
KR870001516A (ko) 1987-03-14
AU589982B2 (en) 1989-10-26
CA1246234A (en) 1988-12-06
DE3681840D1 (de) 1991-11-14
ES2000270A6 (es) 1988-02-01
EP0209308A3 (en) 1988-07-13

Similar Documents

Publication Publication Date Title
ATE68275T1 (de) Komplementierschaltung fuer binaerzahlen.
US4953115A (en) Absolute value calculating circuit having a single adder
US4761760A (en) Digital adder-subtracter with tentative result correction circuit
DE69416283D1 (de) Überlaufsteuerung für arithmetische Operationen
US4758974A (en) Most significant digit location
US4685079A (en) Ripple-borrow binary subtraction circuit
CA1229172A (en) Logic adder circuit
US4709346A (en) CMOS subtractor
US3976866A (en) Addition control system
GB990557A (en) Electronic adding system
US5075879A (en) Absolute value decoder
KR960015197A (ko) 고속 다이나믹 바이너리 인크리멘터
GB1220839A (en) Logic circuits
US3975624A (en) Two's complement subtracting system
SU1339550A1 (ru) Устройство дл округлени суммы и разности двоичнокодированных чисел с плавающей зап той
SU1361543A1 (ru) Устройство дл округлени суммы и разности двоично-кодированных чисел с плавающей зап той
SU1339549A1 (ru) Устройство дл округлени суммы и разности двоичнокодированных чисел с плавающей зап той
SU951300A2 (ru) Устройство дл возведени в квадрат @ -разр дных двоичных чисел
SU1418702A1 (ru) Устройство дл изменени @ -разр дного двоичного числа на единицу
SU1291973A1 (ru) Устройство дл делени
SU1179322A1 (ru) Устройство дл умножени двух чисел
KR0154934B1 (ko) 개선된 2의 보수회로
SU1737446A1 (ru) Сумматор по модулю чисел Ферма
SU780003A1 (ru) Схема сравнени кодов
SU1262503A1 (ru) Устройство дл округлени чисел