ATE535071T1 - Datenreinigung mit einem asynchronen referenztakt - Google Patents
Datenreinigung mit einem asynchronen referenztaktInfo
- Publication number
- ATE535071T1 ATE535071T1 AT06739274T AT06739274T ATE535071T1 AT E535071 T1 ATE535071 T1 AT E535071T1 AT 06739274 T AT06739274 T AT 06739274T AT 06739274 T AT06739274 T AT 06739274T AT E535071 T1 ATE535071 T1 AT E535071T1
- Authority
- AT
- Austria
- Prior art keywords
- reference clock
- data cleaning
- asynchronous reference
- jitter
- architecture
- Prior art date
Links
- 238000004140 cleaning Methods 0.000 title 1
- 230000005540 biological transmission Effects 0.000 abstract 1
- 238000011084 recovery Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
- H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
- H03L7/1976—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
- H04L7/005—Correction by an elastic buffer
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Dc Digital Transmission (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/093,903 US7512203B2 (en) | 2005-03-30 | 2005-03-30 | Data cleaning with an asynchronous reference clock |
PCT/US2006/010414 WO2006104808A1 (en) | 2005-03-30 | 2006-03-22 | Data cleaning with an asynchronous reference clock |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE535071T1 true ATE535071T1 (de) | 2011-12-15 |
Family
ID=36636560
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT06739274T ATE535071T1 (de) | 2005-03-30 | 2006-03-22 | Datenreinigung mit einem asynchronen referenztakt |
Country Status (7)
Country | Link |
---|---|
US (1) | US7512203B2 (de) |
EP (1) | EP1867092B1 (de) |
JP (1) | JP2008535387A (de) |
CN (1) | CN101151838B (de) |
AT (1) | ATE535071T1 (de) |
TW (1) | TW200640146A (de) |
WO (1) | WO2006104808A1 (de) |
Families Citing this family (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102005030356B4 (de) * | 2005-06-29 | 2011-07-07 | Infineon Technologies AG, 81669 | Digitaler Phasenregelkreis und Verfahren zur Regelung eines digitalen Phasenregelkreises |
US7477850B2 (en) * | 2005-10-31 | 2009-01-13 | Agere Systems Inc. | Optical signal jitter reduction via electrical equalization in optical transmission systems |
US7826563B2 (en) * | 2007-03-13 | 2010-11-02 | Applied Micro Circuits Corporation | High speed multi-modulus prescalar divider |
CN101207472B (zh) * | 2006-12-20 | 2012-03-14 | 国际商业机器公司 | 同步时钟信道和数据信道信号的通信系统及接收器和方法 |
JP4930085B2 (ja) * | 2007-02-08 | 2012-05-09 | 株式会社富士通ゼネラル | 位相検出方法、位相検出装置、同期モータの制御方法、および同期モータの制御装置 |
US7778371B2 (en) * | 2007-03-12 | 2010-08-17 | Applied Micro Circuits Corporation | Digitally clock with selectable frequency and duty cycle |
JP2008227792A (ja) * | 2007-03-12 | 2008-09-25 | Nec Corp | トランスポンダ、伝送システム、伝送方法及び伝送プログラム |
JP4652393B2 (ja) | 2007-12-04 | 2011-03-16 | 富士通株式会社 | 受信装置、受信方法 |
JP5537192B2 (ja) * | 2010-03-04 | 2014-07-02 | スパンション エルエルシー | 受信装置及びゲイン設定方法 |
US9374648B2 (en) | 2010-04-22 | 2016-06-21 | Sonova Ag | Hearing assistance system and method |
EP2561686B1 (de) * | 2010-04-22 | 2017-08-30 | Sonova AG | System und verfahren für eine hörhilfe |
JP5540906B2 (ja) * | 2010-06-03 | 2014-07-02 | 富士通セミコンダクター株式会社 | データ受信回路 |
JP2012049863A (ja) | 2010-08-27 | 2012-03-08 | Renesas Electronics Corp | 半導体装置 |
US8373481B2 (en) * | 2010-12-20 | 2013-02-12 | National Semiconductor Corporation | Spur reduction technique for sampling PLL's |
TWI451700B (zh) * | 2011-12-05 | 2014-09-01 | Global Unichip Corp | 時脈資料回復電路 |
US9077349B2 (en) * | 2012-02-21 | 2015-07-07 | Qualcomm Incorporated | Automatic detection and compensation of frequency offset in point-to-point communication |
US9197403B2 (en) * | 2012-07-20 | 2015-11-24 | Freescale Semiconductor, Inc. | Calibration arrangement for frequency synthesizers |
US8958513B1 (en) * | 2013-03-15 | 2015-02-17 | Xilinx, Inc. | Clock and data recovery with infinite pull-in range |
CN103414452B (zh) * | 2013-07-23 | 2016-08-24 | 华为技术有限公司 | 时钟数据恢复装置及电子设备 |
CN103490773A (zh) * | 2013-09-04 | 2014-01-01 | 苏州苏尔达信息科技有限公司 | 一种线性相位比较器数字锁相环电路 |
US9937124B2 (en) | 2014-09-11 | 2018-04-10 | International Business Machines Corporation | Microchip substance delivery devices having low-power electromechanical release mechanisms |
TWI551082B (zh) * | 2014-12-26 | 2016-09-21 | Intelligent transmission system with automatic measurement function and its measurement method | |
US9734371B2 (en) * | 2015-03-31 | 2017-08-15 | International Business Machines Corporation | Hybrid tag for radio frequency identification system |
US9755701B2 (en) * | 2015-03-31 | 2017-09-05 | International Business Machines Corporation | Hybrid tag for radio frequency identification system |
CN105281765B (zh) * | 2015-10-23 | 2018-08-21 | 东南大学 | 一种低相位噪声、低功耗差分多模分频器 |
US10881788B2 (en) | 2015-10-30 | 2021-01-05 | International Business Machines Corporation | Delivery device including reactive material for programmable discrete delivery of a substance |
JP6713786B2 (ja) * | 2016-02-26 | 2020-06-24 | ザインエレクトロニクス株式会社 | 受信装置 |
US10243671B1 (en) * | 2017-10-27 | 2019-03-26 | Ciena Corporation | Clock recovery circuits, systems and implementation for increased optical channel density |
US10122527B1 (en) * | 2018-03-23 | 2018-11-06 | Northrop Grumman Systems Corporation | Signal phase tracking with high resolution, wide bandwidth and low phase noise using compound phase locked loop |
US10804913B1 (en) | 2018-09-10 | 2020-10-13 | Inphi Corporation | Clock and data recovery devices with fractional-N PLL |
US11303283B2 (en) | 2020-01-13 | 2022-04-12 | Artilux, Inc. | Clock and data recovery circuitry with asymmetrical charge pump |
Family Cites Families (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4720688A (en) * | 1985-05-15 | 1988-01-19 | Matsushita Electric Industrial Co., Ltd. | Frequency synthesizer |
JP2514955B2 (ja) * | 1987-03-20 | 1996-07-10 | 株式会社東芝 | 位相同期回路 |
US5152005A (en) * | 1990-01-22 | 1992-09-29 | Motorola, Inc. | High resolution frequency synthesis |
US5414741A (en) * | 1993-10-14 | 1995-05-09 | Litton Systems, Inc. | Low phase noise oscillator frequency control apparatus and method |
FR2728410B1 (fr) * | 1994-12-16 | 1997-01-24 | Thomson Csf | Dispositif de synthese de frequence pour recepteur v/uhf large bande |
FR2734972B1 (fr) * | 1995-05-31 | 1997-08-01 | Matra Communication | Dispositif d'emission radio a modulation de frequence |
JP2891149B2 (ja) * | 1995-11-20 | 1999-05-17 | 日本電気株式会社 | 位相制御ループ方式 |
US6343101B1 (en) * | 1998-01-16 | 2002-01-29 | Ess Technology, Inc. | Frame-based sign inversion method and system for spectral shaping for pulse-coded-modulation modems |
US6157646A (en) * | 1998-01-26 | 2000-12-05 | Adc Telecommunications, Inc. | Circuit and method for service clock recovery |
US6167245A (en) * | 1998-05-29 | 2000-12-26 | Silicon Laboratories, Inc. | Method and apparatus for operating a PLL with a phase detector/sample hold circuit for synthesizing high-frequency signals for wireless communications |
US6178213B1 (en) * | 1998-08-25 | 2001-01-23 | Vitesse Semiconductor Corporation | Adaptive data recovery system and methods |
US6463109B1 (en) | 1998-08-25 | 2002-10-08 | Vitesse Semiconductor Corporation | Multiple channel adaptive data recovery system |
WO2001091298A2 (en) * | 2000-05-19 | 2001-11-29 | Koninklijke Philips Electronics N.V. | Fractional n-divider, and frequency synthesizer provided with a fractional n-divider |
US6580376B2 (en) * | 2000-07-10 | 2003-06-17 | Silicon Laboratories, Inc. | Apparatus and method for decimating a digital input signal |
WO2002058317A2 (en) * | 2000-12-20 | 2002-07-25 | Primarion, Inc. | Pll/dll dual loop data synchronization |
DE60217670D1 (de) * | 2001-05-03 | 2007-03-08 | Coreoptics Inc | Taktwiedergewinnungsschaltung |
US6856206B1 (en) * | 2001-06-25 | 2005-02-15 | Silicon Laboratories, Inc. | Method and apparatus for acquiring a frequency without a reference clock |
US6657488B1 (en) * | 2001-07-03 | 2003-12-02 | Silicon Laboratories, Inc. | Offset correction and slicing level adjustment for amplifier circuits |
US6646581B1 (en) * | 2002-02-28 | 2003-11-11 | Silicon Laboratories, Inc. | Digital-to-analog converter circuit incorporating hybrid sigma-delta modulator circuit |
US6920622B1 (en) * | 2002-02-28 | 2005-07-19 | Silicon Laboratories Inc. | Method and apparatus for adjusting the phase of an output of a phase-locked loop |
US7295077B2 (en) * | 2003-05-02 | 2007-11-13 | Silicon Laboratories Inc. | Multi-frequency clock synthesizer |
US7436227B2 (en) * | 2003-05-02 | 2008-10-14 | Silicon Laboratories Inc. | Dual loop architecture useful for a programmable clock source and clock multiplier applications |
US7288998B2 (en) * | 2003-05-02 | 2007-10-30 | Silicon Laboratories Inc. | Voltage controlled clock synthesizer |
EP1623503B1 (de) | 2003-05-02 | 2012-03-14 | Silicon Laboratories, Inc. | Verfahren und vorrichtung für einen doppelschleifen-fraktional-n- synthesizer mit niedrigem jitter |
US7139545B2 (en) * | 2003-06-12 | 2006-11-21 | Raytheon Company | Ultra-wideband fully synthesized high-resolution receiver and method |
US6970030B1 (en) * | 2003-10-01 | 2005-11-29 | Silicon Laboratories, Inc. | Dual phased-locked loop structure having configurable intermediate frequency and reduced susceptibility to interference |
-
2005
- 2005-03-30 US US11/093,903 patent/US7512203B2/en active Active
-
2006
- 2006-03-16 TW TW095108971A patent/TW200640146A/zh unknown
- 2006-03-22 WO PCT/US2006/010414 patent/WO2006104808A1/en active Application Filing
- 2006-03-22 EP EP06739274A patent/EP1867092B1/de not_active Not-in-force
- 2006-03-22 CN CN2006800103730A patent/CN101151838B/zh active Active
- 2006-03-22 JP JP2008504159A patent/JP2008535387A/ja active Pending
- 2006-03-22 AT AT06739274T patent/ATE535071T1/de active
Also Published As
Publication number | Publication date |
---|---|
CN101151838A (zh) | 2008-03-26 |
JP2008535387A (ja) | 2008-08-28 |
US7512203B2 (en) | 2009-03-31 |
US20060222134A1 (en) | 2006-10-05 |
CN101151838B (zh) | 2013-03-27 |
EP1867092B1 (de) | 2011-11-23 |
WO2006104808A1 (en) | 2006-10-05 |
EP1867092A1 (de) | 2007-12-19 |
TW200640146A (en) | 2006-11-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE535071T1 (de) | Datenreinigung mit einem asynchronen referenztakt | |
ATE488805T1 (de) | Programmierung paralleler i2c-slave-einrichtungen von einem einzigen i2c-datenstrom aus | |
DE602005010816D1 (de) | Synchrones Datenübertragungsschaltung, Rechnersystem und Speichersystem | |
WO2006090408A3 (en) | Input/output tracing in a protocol offload system | |
WO2008005062A3 (en) | Rapidly developing sensor device-enabling software applications | |
TW200623145A (en) | Pseudo-synchronization of the transportation of data across asynchronous clock domains | |
EP1656721A4 (de) | Verfahren und systeme für integrierte elektronische trennschaltungen | |
DE602005015295D1 (de) | Lasersystem mit ultrakurzen laserimpulsen | |
WO2007076509A3 (en) | Generation of names related to organization actions | |
DE602006014603D1 (de) | Routing-einrichtung für ein unterseeisches elektronikmodul | |
ATE491992T1 (de) | Kommunikationsbaustein mit einem kommunikationsschnittstellenelement und kommunikationsschnittstellenelement | |
DE60219527D1 (de) | Takterzeugungsschaltung | |
WO2003075189A3 (en) | An interconnect-aware methodology for integrated circuit design | |
FR2884940B1 (fr) | Dispositif d'affichage a reglage manuel et notamment horloge electronique a reglage d'heure manuel. | |
TW200731508A (en) | Electonic device, memory device and semiconductor integrated circuit | |
GB0710989D0 (en) | Cryptographic systems for encrypting input data using an address associated with the input data, Error detection circuits, and methods of operating the same | |
ATE532267T1 (de) | Verzögerungsregelschleife | |
DE60225764D1 (de) | Eingabevorrichtung mit rotierendem, elektrischem Bauelement | |
DE60332304D1 (de) | Oszillatorschaltung, elektronisches Gerät und Uhrwerk | |
TW200746170A (en) | Memory circuit | |
SG120991A1 (en) | Zoom lens, and electronic apparatus using the same | |
EP4068630A4 (de) | Takterzeugungsschaltung und verriegelung unter verwendung derselben sowie rechnervorrichtung | |
EP4053520A4 (de) | Lichtempfangselement, entfernungsmessmodul und elektronisches instrument | |
TW200617670A (en) | Memory module with memory devices of different capacity | |
DE502005009735D1 (de) | Kommunikationsbausteinanordnung mit einem schnittstellenmodul und schnittstellenmodul |