US3693165A
(en)
|
1971-06-29 |
1972-09-19 |
Ibm |
Parallel addressing of a storage hierarchy in a data processing system using virtual addressing
|
AT354159B
(de)
|
1975-02-10 |
1979-12-27 |
Siemens Ag |
Assoziativspeicher mit getrennt assoziierbaren bereichen
|
US4371929A
(en)
*
|
1980-05-05 |
1983-02-01 |
Ibm Corporation |
Multiprocessor system with high density memory set architecture including partitionable cache store interface to shared disk drive memory
|
US4463424A
(en)
*
|
1981-02-19 |
1984-07-31 |
International Business Machines Corporation |
Method for dynamically allocating LRU/MRU managed memory among concurrent sequential processes
|
US4513367A
(en)
|
1981-03-23 |
1985-04-23 |
International Business Machines Corporation |
Cache locking controls in a multiprocessor
|
US4453212A
(en)
|
1981-07-13 |
1984-06-05 |
Burroughs Corporation |
Extended address generating apparatus and method
|
US4433378A
(en)
*
|
1981-09-28 |
1984-02-21 |
Western Digital |
Chip topography for MOS packet network interface circuit
|
US4575792A
(en)
|
1982-03-31 |
1986-03-11 |
Honeywell Information Systems Inc. |
Shared interface apparatus for testing the memory sections of a cache unit
|
US4511994A
(en)
|
1982-09-27 |
1985-04-16 |
Control Data Corporation |
Multi-group LRU resolver
|
US4807115A
(en)
|
1983-10-07 |
1989-02-21 |
Cornell Research Foundation, Inc. |
Instruction issuing mechanism for processors with multiple functional units
|
US4654778A
(en)
|
1984-06-27 |
1987-03-31 |
International Business Machines Corporation |
Direct parallel path for storage accesses unloading common system path
|
US4760571A
(en)
|
1984-07-25 |
1988-07-26 |
Siegfried Schwarz |
Ring network for communication between one chip processors
|
US4633440A
(en)
|
1984-12-31 |
1986-12-30 |
International Business Machines |
Multi-port memory chip in a hierarchical memory
|
EP0239081B1
(de)
|
1986-03-26 |
1995-09-06 |
Hitachi, Ltd. |
Datenprozessor in Pipelinestruktur mit der Fähigkeit mehrere Befehle parallel zu dekodieren und auszuführen
|
CA1286784C
(en)
|
1986-08-27 |
1991-07-23 |
Joseph A. Petolino, Jr. |
Cache storage queue
|
CH670715A5
(de)
|
1986-10-03 |
1989-06-30 |
Bbc Brown Boveri & Cie |
|
JPH0673114B2
(ja)
|
1987-03-31 |
1994-09-14 |
日本電気株式会社 |
キヤツシユ制御装置
|
JPH01503786A
(ja)
|
1987-06-25 |
1989-12-21 |
イビイ イスティテュト ビオキミコ イタリアノ ジョバンニ ロレンツィニ ソチエタ ペル アツィオニ |
プロスタグランジン誘導体,それらの製法及びそれらを含有する医薬組成物
|
US5025366A
(en)
|
1988-01-20 |
1991-06-18 |
Advanced Micro Devices, Inc. |
Organization of an integrated cache unit for flexible usage in cache system design
|
JPH0727492B2
(ja)
|
1988-01-21 |
1995-03-29 |
三菱電機株式会社 |
緩衝記憶装置
|
US4996641A
(en)
|
1988-04-15 |
1991-02-26 |
Motorola, Inc. |
Diagnostic mode for a cache
|
US5317716A
(en)
|
1988-08-16 |
1994-05-31 |
International Business Machines Corporation |
Multiple caches using state information indicating if cache line was previously modified and type of access rights granted to assign access rights to cache line
|
US5163142A
(en)
|
1988-10-28 |
1992-11-10 |
Hewlett-Packard Company |
Efficient cache write technique through deferred tag modification
|
US5067069A
(en)
|
1989-02-03 |
1991-11-19 |
Digital Equipment Corporation |
Control of multiple functional units with parallel operation in a microcoded execution unit
|
US5125083A
(en)
|
1989-02-03 |
1992-06-23 |
Digital Equipment Corporation |
Method and apparatus for resolving a variable number of potential memory access conflicts in a pipelined computer system
|
US5226126A
(en)
|
1989-02-24 |
1993-07-06 |
Nexgen Microsystems |
Processor having plurality of functional units for orderly retiring outstanding operations based upon its associated tags
|
US5113514A
(en)
|
1989-08-22 |
1992-05-12 |
Prime Computer, Inc. |
System bus for multiprocessor computer system
|
US5185871A
(en)
|
1989-12-26 |
1993-02-09 |
International Business Machines Corporation |
Coordination of out-of-sequence fetching between multiple processors using re-execution of instructions
|
US5226130A
(en)
|
1990-02-26 |
1993-07-06 |
Nexgen Microsystems |
Method and apparatus for store-into-instruction-stream detection and maintaining branch prediction cache consistency
|
DE69022716T2
(de)
*
|
1990-03-19 |
1996-03-14 |
Bull Hn Information Syst |
Mehrrechnersystem mit verteilten gemeinsamen Betriebsmitteln und dynamischer und selektiver Vervielfältigung globaler Daten und Verfahren dafür.
|
EP0459233A3
(en)
|
1990-05-29 |
1992-04-08 |
National Semiconductor Corporation |
Selectively locking memory locations within a microprocessor's on-chip cache
|
DE69130588T2
(de)
|
1990-05-29 |
1999-05-27 |
National Semiconductor Corp., Santa Clara, Calif. |
Cache-Speicher von partiell decodierten Befehlen und Verfahren hierfür
|
US5241663A
(en)
|
1990-05-31 |
1993-08-31 |
Sony Corporation |
Hierarchically pairing memory blocks based upon relative storage capacities and simultaneously accessing each memory block within the paired memory blocks
|
EP0461926B1
(de)
|
1990-06-15 |
1998-09-02 |
Compaq Computer Corporation |
Mehrstufeneinschluss in mehrstufigen Cache-Speicherhierarchien
|
US5416907A
(en)
*
|
1990-06-15 |
1995-05-16 |
Digital Equipment Corporation |
Method and apparatus for transferring data processing data transfer sizes
|
US5432918A
(en)
|
1990-06-29 |
1995-07-11 |
Digital Equipment Corporation |
Method and apparatus for ordering read and write operations using conflict bits in a write queue
|
IE860318L
(en)
|
1990-10-01 |
1986-08-05 |
Digital Equipment Corp |
System bus for a multi-cache data processing system
|
US5963745A
(en)
*
|
1990-11-13 |
1999-10-05 |
International Business Machines Corporation |
APAP I/O programmable router
|
US5765011A
(en)
*
|
1990-11-13 |
1998-06-09 |
International Business Machines Corporation |
Parallel processing system having a synchronous SIMD processing with processing elements emulating SIMD operation using individual instruction streams
|
US5303362A
(en)
|
1991-03-20 |
1994-04-12 |
Digital Equipment Corporation |
Coupled memory multiprocessor computer system including cache coherency management protocols
|
US5325504A
(en)
|
1991-08-30 |
1994-06-28 |
Compaq Computer Corporation |
Method and apparatus for incorporating cache line replacement and cache write policy information into tag directories in a cache system
|
SG45269A1
(en)
|
1992-02-06 |
1998-01-16 |
Intel Corp |
End bit markers for instruction decode
|
GB2263985B
(en)
|
1992-02-06 |
1995-06-14 |
Intel Corp |
Two stage window multiplexors for deriving variable length instructions from a stream of instructions
|
US5487162A
(en)
|
1992-02-25 |
1996-01-23 |
Matsushita Electric Industrial Co., Ltd. |
Cache lock information feeding system using an address translator
|
JPH0619785A
(ja)
*
|
1992-03-27 |
1994-01-28 |
Matsushita Electric Ind Co Ltd |
分散共有仮想メモリーとその構成方法
|
US5353425A
(en)
|
1992-04-29 |
1994-10-04 |
Sun Microsystems, Inc. |
Methods and apparatus for implementing a pseudo-LRU cache memory replacement scheme with a locking feature
|
DE69323790T2
(de)
|
1992-04-29 |
1999-10-07 |
Sun Microsystems, Inc. |
Verfahren und Vorrichtung für mehreren ausstehende Operationen in einem cachespeicherkohärenten Multiprozessorsystem
|
JPH0621346A
(ja)
|
1992-05-05 |
1994-01-28 |
Xerox Corp |
集積型のリニア高電圧デバイス
|
US5974508A
(en)
|
1992-07-31 |
1999-10-26 |
Fujitsu Limited |
Cache memory system and method for automatically locking cache entries to prevent selected memory items from being replaced
|
US5809531A
(en)
|
1992-09-21 |
1998-09-15 |
Intel Corporation |
Computer system for executing programs using an internal cache without accessing external RAM
|
KR960006484B1
(ko)
|
1992-09-24 |
1996-05-16 |
마쯔시다 덴기 산교 가부시끼가이샤 |
캐쉬메모리장치
|
WO1994008287A1
(en)
|
1992-09-29 |
1994-04-14 |
Seiko Epson Corporation |
System and method for handling load and/or store operations in a superscalar microprocessor
|
US5638537A
(en)
|
1993-01-29 |
1997-06-10 |
Mitsubishi Denki Kabushiki Kaisha |
Cache system with access mode determination for prioritizing accesses to cache memory
|
US5493667A
(en)
|
1993-02-09 |
1996-02-20 |
Intel Corporation |
Apparatus and method for an instruction cache locking scheme
|
US5410669A
(en)
|
1993-04-05 |
1995-04-25 |
Motorola, Inc. |
Data processor having a cache memory capable of being used as a linear ram bank
|
US5450551A
(en)
|
1993-05-28 |
1995-09-12 |
International Business Machines Corporation |
System direct memory access (DMA) support logic for PCI based computer system
|
US5416783A
(en)
|
1993-08-09 |
1995-05-16 |
Motorola, Inc. |
Method and apparatus for generating pseudorandom numbers or for performing data compression in a data processor
|
IE80854B1
(en)
|
1993-08-26 |
1999-04-07 |
Intel Corp |
Processor ordering consistency for a processor performing out-of-order instruction execution
|
US5471598A
(en)
|
1993-10-18 |
1995-11-28 |
Cyrix Corporation |
Data dependency detection and handling in a microprocessor with write buffer
|
US5802287A
(en)
*
|
1993-10-20 |
1998-09-01 |
Lsi Logic Corporation |
Single chip universal protocol multi-function ATM network interface
|
US5914955A
(en)
|
1993-10-20 |
1999-06-22 |
Lsi Logic Corporation |
Switched network hub on a chip
|
US5640399A
(en)
|
1993-10-20 |
1997-06-17 |
Lsi Logic Corporation |
Single chip network router
|
US5887187A
(en)
|
1993-10-20 |
1999-03-23 |
Lsi Logic Corporation |
Single chip network adapter apparatus
|
US5668809A
(en)
|
1993-10-20 |
1997-09-16 |
Lsi Logic Corporation |
Single chip network hub with dynamic window filter
|
US5510934A
(en)
|
1993-12-15 |
1996-04-23 |
Silicon Graphics, Inc. |
Memory system including local and global caches for storing floating point and integer data
|
US5588126A
(en)
|
1993-12-30 |
1996-12-24 |
Intel Corporation |
Methods and apparatus for fordwarding buffered store data on an out-of-order execution computer system
|
US5671444A
(en)
|
1994-02-28 |
1997-09-23 |
Intel Corporaiton |
Methods and apparatus for caching data in a non-blocking manner using a plurality of fill buffers
|
US5526510A
(en)
|
1994-02-28 |
1996-06-11 |
Intel Corporation |
Method and apparatus for implementing a single clock cycle line replacement in a data cache unit
|
US5634004A
(en)
*
|
1994-05-16 |
1997-05-27 |
Network Programs, Inc. |
Directly programmable distribution element
|
US5546546A
(en)
*
|
1994-05-20 |
1996-08-13 |
Intel Corporation |
Method and apparatus for maintaining transaction ordering and arbitrating in a bus bridge
|
JPH07334428A
(ja)
|
1994-06-14 |
1995-12-22 |
Toshiba Corp |
キャッシュメモリ
|
US5551001A
(en)
|
1994-06-29 |
1996-08-27 |
Exponential Technology, Inc. |
Master-slave cache system for instruction and data cache memories
|
US5644752A
(en)
|
1994-06-29 |
1997-07-01 |
Exponential Technology, Inc. |
Combined store queue for a master-slave cache system
|
JPH0816470A
(ja)
*
|
1994-07-04 |
1996-01-19 |
Hitachi Ltd |
並列計算機
|
US5668972A
(en)
|
1994-10-05 |
1997-09-16 |
International Business Machines Corporation |
Method and system for efficient miss sequence cache line allocation utilizing an allocation control cell state to enable a selected match line
|
US5592679A
(en)
|
1994-11-14 |
1997-01-07 |
Sun Microsystems, Inc. |
Apparatus and method for distributed control in a processor architecture
|
US5586253A
(en)
|
1994-12-15 |
1996-12-17 |
Stratus Computer |
Method and apparatus for validating I/O addresses in a fault-tolerant computer system
|
US5584014A
(en)
|
1994-12-20 |
1996-12-10 |
Sun Microsystems, Inc. |
Apparatus and method to preserve data in a set associative memory device
|
EP0735487B1
(de)
*
|
1995-03-31 |
2001-10-31 |
Sun Microsystems, Inc. |
Schnelle Zweitor-Cachesteuerungsschaltung für Datenprozessoren in einem paketvermittelten cachekohärenten Multiprozessorsystem
|
US5761712A
(en)
|
1995-06-07 |
1998-06-02 |
Advanced Micro Devices |
Data memory unit and method for storing data into a lockable cache in one clock cycle by previewing the tag array
|
US5539878A
(en)
|
1995-06-16 |
1996-07-23 |
Elonex Technologies, Inc. |
Parallel testing of CPU cache and instruction units
|
US5887146A
(en)
|
1995-08-14 |
1999-03-23 |
Data General Corporation |
Symmetric multiprocessing computer with non-uniform memory access architecture
|
JPH09101916A
(ja)
|
1995-10-06 |
1997-04-15 |
Fujitsu Ltd |
マルチプロセス処理装置
|
US5603047A
(en)
|
1995-10-06 |
1997-02-11 |
Lsi Logic Corporation |
Superscalar microprocessor architecture
|
US5805920A
(en)
|
1995-11-13 |
1998-09-08 |
Tandem Computers Incorporated |
Direct bulk data transfers
|
US5897651A
(en)
|
1995-11-13 |
1999-04-27 |
International Business Machines Corporation |
Information handling system including a direct access set associative cache and method for accessing same
|
US5778438A
(en)
*
|
1995-12-06 |
1998-07-07 |
Intel Corporation |
Method and apparatus for maintaining cache coherency in a computer system with a highly pipelined bus and multiple conflicting snoop requests
|
US5710907A
(en)
*
|
1995-12-22 |
1998-01-20 |
Sun Microsystems, Inc. |
Hybrid NUMA COMA caching system and methods for selecting between the caching modes
|
US6373846B1
(en)
*
|
1996-03-07 |
2002-04-16 |
Lsi Logic Corporation |
Single chip networking device with enhanced memory access co-processor
|
US6038644A
(en)
*
|
1996-03-19 |
2000-03-14 |
Hitachi, Ltd. |
Multiprocessor system with partial broadcast capability of a cache coherent processing request
|
GB2311880A
(en)
|
1996-04-03 |
1997-10-08 |
Advanced Risc Mach Ltd |
Partitioned cache memory
|
JPH09325913A
(ja)
|
1996-06-05 |
1997-12-16 |
Toshiba Corp |
半導体記憶装置
|
US5778414A
(en)
*
|
1996-06-13 |
1998-07-07 |
Racal-Datacom, Inc. |
Performance enhancing memory interleaver for data frame processing
|
US5887138A
(en)
*
|
1996-07-01 |
1999-03-23 |
Sun Microsystems, Inc. |
Multiprocessing computer system employing local and global address spaces and COMA and NUMA access modes
|
US5893150A
(en)
|
1996-07-01 |
1999-04-06 |
Sun Microsystems, Inc. |
Efficient allocation of cache memory space in a computer system
|
US5878268A
(en)
*
|
1996-07-01 |
1999-03-02 |
Sun Microsystems, Inc. |
Multiprocessing system configured to store coherency state within multiple subnodes of a processing node
|
US5813029A
(en)
*
|
1996-07-09 |
1998-09-22 |
Micron Electronics, Inc. |
Upgradeable cache circuit using high speed multiplexer
|
US5937431A
(en)
*
|
1996-07-12 |
1999-08-10 |
Samsung Electronics Co., Ltd. |
Multi- node, multi-level cache- only memory architecture with relaxed inclusion
|
US5991817A
(en)
*
|
1996-09-06 |
1999-11-23 |
Cisco Systems, Inc. |
Apparatus and method for a network router
|
US5668815A
(en)
|
1996-08-14 |
1997-09-16 |
Advanced Micro Devices, Inc. |
Method for testing integrated memory using an integrated DMA controller
|
US5961623A
(en)
*
|
1996-08-29 |
1999-10-05 |
Apple Computer, Inc. |
Method and system for avoiding starvation and deadlocks in a split-response interconnect of a computer system
|
US5748640A
(en)
|
1996-09-12 |
1998-05-05 |
Advanced Micro Devices |
Technique for incorporating a built-in self-test (BIST) of a DRAM block with existing functional test vectors for a microprocessor
|
US6209020B1
(en)
|
1996-09-20 |
2001-03-27 |
Nortel Networks Limited |
Distributed pipeline memory architecture for a computer system with even and odd pids
|
US5802338A
(en)
|
1996-10-01 |
1998-09-01 |
International Business Machines Corporation |
Method of self-parallelizing and self-parallelizing multiprocessor using the method
|
US5752261A
(en)
|
1996-11-07 |
1998-05-12 |
Ncr Corporation |
Method and apparatus for detecting thrashing in a cache memory
|
US6202125B1
(en)
|
1996-11-25 |
2001-03-13 |
Intel Corporation |
Processor-cache protocol using simple commands to implement a range of cache configurations
|
JPH10154100A
(ja)
*
|
1996-11-25 |
1998-06-09 |
Canon Inc |
情報処理システム及び装置及びその制御方法
|
US5829025A
(en)
*
|
1996-12-17 |
1998-10-27 |
Intel Corporation |
Computer system and method of allocating cache memories in a multilevel cache hierarchy utilizing a locality hint within an instruction
|
US5809528A
(en)
|
1996-12-24 |
1998-09-15 |
International Business Machines Corporation |
Method and circuit for a least recently used replacement mechanism and invalidated address handling in a fully associative many-way cache memory
|
US6111859A
(en)
*
|
1997-01-16 |
2000-08-29 |
Advanced Micro Devices, Inc. |
Data transfer network on a computer chip utilizing combined bus and ring topologies
|
US5908468A
(en)
*
|
1997-10-24 |
1999-06-01 |
Advanced Micro Devices, Inc. |
Data transfer network on a chip utilizing a multiple traffic circle topology
|
US6266797B1
(en)
|
1997-01-16 |
2001-07-24 |
Advanced Micro Devices, Inc. |
Data transfer network on a computer chip using a re-configurable path multiple ring topology
|
JP2937919B2
(ja)
|
1997-01-16 |
1999-08-23 |
日本電気アイシーマイコンシステム株式会社 |
疑似乱数発生回路
|
US5983321A
(en)
|
1997-03-12 |
1999-11-09 |
Advanced Micro Devices, Inc. |
Cache holding register for receiving instruction packets and for providing the instruction packets to a predecode unit and instruction cache
|
US6356551B1
(en)
*
|
1997-02-14 |
2002-03-12 |
Advanced Micro Devices, Inc. |
Method and network switch having dual forwarding models with a virtual lan overlay
|
US5768555A
(en)
|
1997-02-20 |
1998-06-16 |
Advanced Micro Devices, Inc. |
Reorder buffer employing last in buffer and last in line bits
|
US5913224A
(en)
|
1997-02-26 |
1999-06-15 |
Advanced Micro Devices, Inc. |
Programmable cache including a non-lockable data way and a lockable data way configured to lock real-time data
|
JP3904282B2
(ja)
*
|
1997-03-31 |
2007-04-11 |
株式会社ルネサステクノロジ |
半導体集積回路装置
|
US6298370B1
(en)
*
|
1997-04-04 |
2001-10-02 |
Texas Instruments Incorporated |
Computer operating process allocating tasks between first and second processors at run time based upon current processor load
|
US5898849A
(en)
*
|
1997-04-04 |
1999-04-27 |
Advanced Micro Devices, Inc. |
Microprocessor employing local caches for functional units to store memory operands used by the functional units
|
US6105119A
(en)
*
|
1997-04-04 |
2000-08-15 |
Texas Instruments Incorporated |
Data transfer circuitry, DSP wrapper circuitry and improved processor devices, methods and systems
|
US5974507A
(en)
|
1997-04-14 |
1999-10-26 |
International Business Machines Corporation |
Optimizing a cache eviction mechanism by selectively introducing different levels of randomness into a replacement algorithm
|
US6182201B1
(en)
*
|
1997-04-14 |
2001-01-30 |
International Business Machines Corporation |
Demand-based issuance of cache operations to a system bus
|
FR2762418B1
(fr)
*
|
1997-04-17 |
1999-06-11 |
Alsthom Cge Alcatel |
Procede de gestion d'une memoire partagee
|
US6018763A
(en)
|
1997-05-28 |
2000-01-25 |
3Com Corporation |
High performance shared memory for a bridge router supporting cache coherency
|
US5784588A
(en)
|
1997-06-20 |
1998-07-21 |
Sun Microsystems, Inc. |
Dependency checking apparatus employing a scoreboard for a pair of register sets having different precisions
|
US6161167A
(en)
|
1997-06-27 |
2000-12-12 |
Advanced Micro Devices, Inc. |
Fully associate cache employing LRU groups for cache replacement and mechanism for selecting an LRU group
|
JP3524337B2
(ja)
|
1997-07-25 |
2004-05-10 |
キヤノン株式会社 |
バス管理装置及びそれを有する複合機器の制御装置
|
US6295584B1
(en)
*
|
1997-08-29 |
2001-09-25 |
International Business Machines Corporation |
Multiprocessor computer system with memory map translation
|
US6240501B1
(en)
*
|
1997-09-05 |
2001-05-29 |
Sun Microsystems, Inc. |
Cache-less address translation
|
US6185703B1
(en)
|
1997-10-10 |
2001-02-06 |
Intel Corporation |
Method and apparatus for direct access test of embedded memory
|
US6128677A
(en)
*
|
1997-10-15 |
2000-10-03 |
Intel Corporation |
System and method for improved transfer of data between multiple processors and I/O bridges
|
US6085294A
(en)
*
|
1997-10-24 |
2000-07-04 |
Compaq Computer Corporation |
Distributed data dependency stall mechanism
|
US6108752A
(en)
*
|
1997-10-24 |
2000-08-22 |
Compaq Computer Corporation |
Method and apparatus for delaying victim writes in a switch-based multi-processor system to maintain data coherency
|
US6209065B1
(en)
*
|
1997-10-24 |
2001-03-27 |
Compaq Computer Corporation |
Mechanism for optimizing generation of commit-signals in a distributed shared-memory system
|
US6101420A
(en)
*
|
1997-10-24 |
2000-08-08 |
Compaq Computer Corporation |
Method and apparatus for disambiguating change-to-dirty commands in a switch based multi-processing system with coarse directories
|
US6032228A
(en)
*
|
1997-11-26 |
2000-02-29 |
International Business Machines Corporation |
Flexible cache-coherency mechanism
|
US6092137A
(en)
|
1997-11-26 |
2000-07-18 |
Industrial Technology Research Institute |
Fair data bus arbitration system which assigns adjustable priority values to competing sources
|
US6151662A
(en)
|
1997-12-02 |
2000-11-21 |
Advanced Micro Devices, Inc. |
Data transaction typing for improved caching and prefetching characteristics
|
US6065077A
(en)
*
|
1997-12-07 |
2000-05-16 |
Hotrail, Inc. |
Apparatus and method for a cache coherent shared memory multiprocessing system
|
US6016533A
(en)
|
1997-12-16 |
2000-01-18 |
Advanced Micro Devices, Inc. |
Way prediction logic for cache array
|
US6279087B1
(en)
|
1997-12-22 |
2001-08-21 |
Compaq Computer Corporation |
System and method for maintaining coherency and improving performance in a bus bridge supporting write posting operations
|
US6128706A
(en)
|
1998-02-03 |
2000-10-03 |
Institute For The Development Of Emerging Architectures, L.L.C. |
Apparatus and method for a load bias--load with intent to semaphore
|
US6141733A
(en)
|
1998-02-17 |
2000-10-31 |
International Business Machines Corporation |
Cache coherency protocol with independent implementation of optimized cache operations
|
US6295608B1
(en)
|
1998-02-17 |
2001-09-25 |
Microsoft Corporation |
Optimized allocation of data elements among cache lines
|
US6289419B1
(en)
|
1998-03-06 |
2001-09-11 |
Sharp Kabushiki Kaisha |
Consistency control device merging updated memory blocks
|
US6631448B2
(en)
*
|
1998-03-12 |
2003-10-07 |
Fujitsu Limited |
Cache coherence unit for interconnecting multiprocessor nodes having pipelined snoopy protocol
|
US6070215A
(en)
*
|
1998-03-13 |
2000-05-30 |
Compaq Computer Corporation |
Computer system with improved transition to low power operation
|
GB9806184D0
(en)
|
1998-03-23 |
1998-05-20 |
Sgs Thomson Microelectronics |
A cache coherency mechanism
|
GB2335762C
(en)
*
|
1998-03-25 |
2008-01-10 |
Advanced Risc Mach Ltd |
Write buffering in a data processing apparatus
|
GB2335764B
(en)
|
1998-03-27 |
2002-10-09 |
Motorola Ltd |
Circuit and method of controlling cache memory
|
US6202129B1
(en)
|
1998-03-31 |
2001-03-13 |
Intel Corporation |
Shared cache structure for temporal and non-temporal information using indicative bits
|
US6240532B1
(en)
|
1998-04-06 |
2001-05-29 |
Rise Technology Company |
Programmable hit and write policy for cache memory test
|
US6185657B1
(en)
|
1998-04-20 |
2001-02-06 |
Motorola Inc. |
Multi-way cache apparatus and method
|
GB2341460B
(en)
*
|
1998-05-19 |
2003-02-19 |
Lsi Logic Corp |
Method and apparatus for arbitrating between requests for access to a shared resource
|
US6098064A
(en)
|
1998-05-22 |
2000-08-01 |
Xerox Corporation |
Prefetching and caching documents according to probability ranked need S list
|
US6003106A
(en)
*
|
1998-05-27 |
1999-12-14 |
International Business Machines Corporation |
DMA cache control logic
|
US6351789B1
(en)
|
1998-05-29 |
2002-02-26 |
Via-Cyrix, Inc. |
Built-in self-test circuit and method for validating an associative data array
|
US6195739B1
(en)
*
|
1998-06-29 |
2001-02-27 |
Cisco Technology, Inc. |
Method and apparatus for passing data among processor complex stages of a pipelined processing engine
|
US6215497B1
(en)
|
1998-08-12 |
2001-04-10 |
Monolithic System Technology, Inc. |
Method and apparatus for maximizing the random access bandwidth of a multi-bank DRAM in a computer graphics system
|
US6266731B1
(en)
*
|
1998-09-03 |
2001-07-24 |
Compaq Computer Corporation |
High speed peripheral interconnect apparatus, method and system
|
JP2000200221A
(ja)
|
1998-10-30 |
2000-07-18 |
Nec Corp |
キャッシュメモリ装置及びその制御方法
|
US6378048B1
(en)
*
|
1998-11-12 |
2002-04-23 |
Intel Corporation |
“SLIME” cache coherency system for agents with multi-layer caches
|
US6272522B1
(en)
|
1998-11-17 |
2001-08-07 |
Sun Microsystems, Incorporated |
Computer data packet switching and load balancing system using a general-purpose multiprocessor architecture
|
US6338122B1
(en)
*
|
1998-12-15 |
2002-01-08 |
International Business Machines Corporation |
Non-uniform memory access (NUMA) data processing system that speculatively forwards a read request to a remote processing node
|
US6631401B1
(en)
|
1998-12-21 |
2003-10-07 |
Advanced Micro Devices, Inc. |
Flexible probe/probe response routing for maintaining coherency
|
US6240432B1
(en)
|
1998-12-28 |
2001-05-29 |
Vanguard International Semiconductor Corporation |
Enhanced random number generator
|
US6425060B1
(en)
|
1999-01-05 |
2002-07-23 |
International Business Machines Corporation |
Circuit arrangement and method with state-based transaction scheduling
|
JP2000222280A
(ja)
*
|
1999-01-19 |
2000-08-11 |
Texas Instr Inc <Ti> |
二重クロック・システム用の後置書込みバッファ
|
US6266743B1
(en)
*
|
1999-02-26 |
2001-07-24 |
International Business Machines Corporation |
Method and system for providing an eviction protocol within a non-uniform memory access system
|
US6192452B1
(en)
*
|
1999-02-26 |
2001-02-20 |
International Business Machines Corporation |
Method and system for avoiding data loss due to cancelled transactions within a non-uniform memory access system
|
US6480489B1
(en)
|
1999-03-01 |
2002-11-12 |
Sun Microsystems, Inc. |
Method and apparatus for data re-assembly with a high performance network interface
|
US6269427B1
(en)
*
|
1999-03-18 |
2001-07-31 |
International Business Machines Corporation |
Multiple load miss handling in a cache memory system
|
US6249843B1
(en)
|
1999-08-05 |
2001-06-19 |
International Business Machines Corporation |
Store instruction having horizontal memory hierarchy control bits
|
US6332179B1
(en)
|
1999-08-19 |
2001-12-18 |
International Business Machines Corporation |
Allocation for back-to-back misses in a directory based cache
|
US6519690B1
(en)
*
|
1999-08-23 |
2003-02-11 |
Advanced Micro Devices, Inc. |
Flexible address programming with wrap blocking
|
US6349365B1
(en)
*
|
1999-10-08 |
2002-02-19 |
Advanced Micro Devices, Inc. |
User-prioritized cache replacement
|
US6438651B1
(en)
*
|
1999-11-01 |
2002-08-20 |
International Business Machines Corporation |
Method, system, and program for managing requests to a cache using flags to queue and dequeue data in a buffer
|
US6262594B1
(en)
|
1999-11-05 |
2001-07-17 |
Ati International, Srl |
Apparatus and method for configurable use of groups of pads of a system on chip
|
US6405287B1
(en)
|
1999-11-17 |
2002-06-11 |
Hewlett-Packard Company |
Cache line replacement using cache status to bias way selection
|
US6519685B1
(en)
*
|
1999-12-22 |
2003-02-11 |
Intel Corporation |
Cache states for multiprocessor cache coherency protocols
|
US6430655B1
(en)
|
2000-01-31 |
2002-08-06 |
Mips Technologies, Inc. |
Scratchpad RAM memory accessible in parallel to a primary cache
|
US20010052053A1
(en)
|
2000-02-08 |
2001-12-13 |
Mario Nemirovsky |
Stream processing unit for a multi-streaming processor
|
US6681293B1
(en)
*
|
2000-08-25 |
2004-01-20 |
Silicon Graphics, Inc. |
Method and cache-coherence system allowing purging of mid-level cache entries without purging lower-level cache entries
|
US6460124B1
(en)
*
|
2000-10-20 |
2002-10-01 |
Wisconsin Alumni Research Foundation |
Method of using delays to speed processing of inferred critical program portions
|
US6748501B2
(en)
*
|
2000-12-30 |
2004-06-08 |
International Business Machines Corporation |
Microprocessor reservation mechanism for a hashed address system
|
US6574708B2
(en)
*
|
2001-05-18 |
2003-06-03 |
Broadcom Corporation |
Source controlled cache allocation
|
US6801986B2
(en)
*
|
2001-08-20 |
2004-10-05 |
Hewlett-Packard Development Company, L.P. |
Livelock prevention by delaying surrender of ownership upon intervening ownership request during load locked / store conditional atomic memory operation
|
US6799236B1
(en)
*
|
2001-11-20 |
2004-09-28 |
Sun Microsystems, Inc. |
Methods and apparatus for executing code while avoiding interference
|
US7266587B2
(en)
*
|
2002-05-15 |
2007-09-04 |
Broadcom Corporation |
System having interfaces, switch, and memory bridge for CC-NUMA operation
|
EP1363193B1
(de)
|
2002-05-15 |
2006-05-03 |
Broadcom Corporation |
Programmierbarer Cache für die Partitionierung von lokalen und entfernten Cacheblöcken
|