ATE230162T1 - Verfahren zur herstellung eines jfet bauelements - Google Patents

Verfahren zur herstellung eines jfet bauelements

Info

Publication number
ATE230162T1
ATE230162T1 AT97830490T AT97830490T ATE230162T1 AT E230162 T1 ATE230162 T1 AT E230162T1 AT 97830490 T AT97830490 T AT 97830490T AT 97830490 T AT97830490 T AT 97830490T AT E230162 T1 ATE230162 T1 AT E230162T1
Authority
AT
Austria
Prior art keywords
diffusion
jfet
producing
channel
zone
Prior art date
Application number
AT97830490T
Other languages
English (en)
Inventor
Pierluigi Bellutti
Maurizio Boscardin
Nicola Zorzi
Betta Gian-Franco Dalla
Original Assignee
Ist Trentino Di Cultura
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ist Trentino Di Cultura filed Critical Ist Trentino Di Cultura
Application granted granted Critical
Publication of ATE230162T1 publication Critical patent/ATE230162T1/de

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/098—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being PN junction gate field-effect transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Apparatuses And Processes For Manufacturing Resistors (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Joining Of Glass To Other Materials (AREA)
  • Solid State Image Pick-Up Elements (AREA)
AT97830490T 1997-10-02 1997-10-02 Verfahren zur herstellung eines jfet bauelements ATE230162T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP97830490A EP0907208B1 (de) 1997-10-02 1997-10-02 Verfahren zur Herstellung eines JFET Bauelements

Publications (1)

Publication Number Publication Date
ATE230162T1 true ATE230162T1 (de) 2003-01-15

Family

ID=8230795

Family Applications (1)

Application Number Title Priority Date Filing Date
AT97830490T ATE230162T1 (de) 1997-10-02 1997-10-02 Verfahren zur herstellung eines jfet bauelements

Country Status (3)

Country Link
EP (1) EP0907208B1 (de)
AT (1) ATE230162T1 (de)
DE (1) DE69717992T2 (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102004018153B9 (de) * 2004-04-08 2012-08-23 Austriamicrosystems Ag Hochvolt-Sperrschicht-Feldeffekttransistor mit retrograder Gatewanne und Verfahren zu dessen Herstellung

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4118728A (en) * 1976-09-03 1978-10-03 Fairchild Camera And Instrument Corporation Integrated circuit structures utilizing conductive buried regions
DE2753704C2 (de) * 1977-12-02 1986-11-06 Bernd Prof. Dr. rer.nat 5841 Holzen Höfflinger Verfahren zum gleichzeitigen Herstellen von mittels Feldoxid isolierten CMOS-Schaltungsanordnungen und Bipolartransistoren
JPH05304258A (ja) * 1992-04-28 1993-11-16 Toshiba Corp 半導体装置およびその製造方法
US5296409A (en) * 1992-05-08 1994-03-22 National Semiconductor Corporation Method of making n-channel and p-channel junction field-effect transistors and CMOS transistors using a CMOS or bipolar/CMOS process
JPH08507177A (ja) * 1993-02-25 1996-07-30 ナショナル・セミコンダクター・コーポレイション Ｊｆｅｔを備えたｃｍｏｓデバイスの製造プロセス
DE69415500T2 (de) * 1994-03-31 1999-05-20 St Microelectronics Srl Verfahren zur Herstellung eines Halbleiterbauteils mit vergrabenem Übergang

Also Published As

Publication number Publication date
DE69717992T2 (de) 2003-07-24
DE69717992D1 (de) 2003-01-30
EP0907208A1 (de) 1999-04-07
EP0907208B1 (de) 2002-12-18

Similar Documents

Publication Publication Date Title
EP0747967A3 (de) Vertikales MOS-Bauelement mit Graben-Gateelektrode und Verfahren zu dessen Herstellung
CA2206346A1 (en) Contoured-tub fermi-threshold field effect transistor and method of forming same
DE69128554D1 (de) Verfahren zur Herstellung einer integrierten Schaltungsstruktur mit niedrig dotiertem Drain und eine MOS-integrierte Schaltungsstruktur
DE3789350T2 (de) Herstellungsverfahren zur Ausbildung eines MOS-Transistors durch Selbstausrichtung der Source/Drain-Gebiete.
DE422940T1 (de) Verfahren zur herstellung eines dmos transistors.
EP0613175A3 (de) Verfahren zur Herstellung eines MOS-Bauelements mittels Bor-Diffusion
DE69124012T2 (de) Verfahren zur Herstellung einer Dünnfilm-Halbleitervorrichtung
DE69109366D1 (de) Verfahren zur Herstellung einer Halbleiteranordnung mit Gatestruktur.
EP0675529A3 (de) Verfahren zur Herstellung von vertikalen MOS-Transistoren
ATE274240T1 (de) Verfahren zur herstellung von mosfets mit verbesserten kurz-kanal effekten
ATE438196T1 (de) Verfahren zur herstellung einer relaxierten sige- schicht
DE59913157D1 (de) Verfahren zur Herstellung einer MOS-Transistoranordnung
DE3280276D1 (de) Verfahren zur herstellung eines submikron-bipolartransistors ohne epitaxiales wachstum und die sich ergebende struktur.
ATE230162T1 (de) Verfahren zur herstellung eines jfet bauelements
DE69017798T2 (de) Dünnfilm-MOS-Transistor, bei dem die Kanalzone mit der Source verbunden ist, und Verfahren zur Herstellung.
ATE73964T1 (de) Duennschicht-feldeffekttransistor mit kurzem kanal und verfahren zu seiner herstellung.
DE59009652D1 (de) Verfahren zur herstellung von dotierten halbleiterschichten.
ATE139060T1 (de) Verfahren zur herstellung eines mos-transistors
EP0875942A3 (de) MOS-Transistor und Verfahren zu dessen Herstellung
JPS564269A (en) Bipolar cmos semiconductor device and manufacture thereof
JPS5432981A (en) Manufacture of longitudinal mos field effect transistor
KR970063580A (ko) 반도체 기판 및 그 제조방법
KR930009091A (ko) 마스크 롬 제조방법
DE59108700D1 (de) Verfahren zur herstellung von 17-oxosteroiden
ATE536633T1 (de) Verfahren und einrichtung

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties