ATE200939T1 - Spalten-redundanz-schaltungsanordnung für einen speicher - Google Patents
Spalten-redundanz-schaltungsanordnung für einen speicherInfo
- Publication number
- ATE200939T1 ATE200939T1 AT93102667T AT93102667T ATE200939T1 AT E200939 T1 ATE200939 T1 AT E200939T1 AT 93102667 T AT93102667 T AT 93102667T AT 93102667 T AT93102667 T AT 93102667T AT E200939 T1 ATE200939 T1 AT E200939T1
- Authority
- AT
- Austria
- Prior art keywords
- memory
- circuit arrangement
- column redundancy
- redundancy circuit
- columns
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/781—Masking faults in memories by using spares or by reconfiguring using programmable devices combined in a redundant decoder
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/83—Masking faults in memories by using spares or by reconfiguring using programmable devices with reduced power consumption
Landscapes
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Dram (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP93102667A EP0612074B1 (de) | 1993-02-19 | 1993-02-19 | Spalten-Redundanz-Schaltungsanordnung für einen Speicher |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE200939T1 true ATE200939T1 (de) | 2001-05-15 |
Family
ID=8212617
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT93102667T ATE200939T1 (de) | 1993-02-19 | 1993-02-19 | Spalten-redundanz-schaltungsanordnung für einen speicher |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US5457655A (cg-RX-API-DMAC7.html) |
| EP (1) | EP0612074B1 (cg-RX-API-DMAC7.html) |
| JP (1) | JP3605135B2 (cg-RX-API-DMAC7.html) |
| KR (1) | KR100286789B1 (cg-RX-API-DMAC7.html) |
| AT (1) | ATE200939T1 (cg-RX-API-DMAC7.html) |
| DE (1) | DE59310168D1 (cg-RX-API-DMAC7.html) |
| TW (1) | TW323368B (cg-RX-API-DMAC7.html) |
Families Citing this family (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR0158484B1 (ko) * | 1995-01-28 | 1999-02-01 | 김광호 | 불휘발성 반도체 메모리의 행리던던씨 |
| DE19507312C1 (de) * | 1995-03-02 | 1996-07-25 | Siemens Ag | Halbleiterspeicher, dessen Speicherzellen zu einzeln adressierbaren Einheiten zusammengefaßt sind und Verfahren zum Betrieb solcher Speicher |
| KR0145223B1 (ko) * | 1995-04-24 | 1998-08-17 | 김광호 | 리던던시 기능을 가지는 반도체 메모리 장치 |
| US6184928B1 (en) | 1997-04-30 | 2001-02-06 | Eastman Kodak Company | Method and apparatus for split shift register addressing |
| US5970000A (en) * | 1998-02-02 | 1999-10-19 | International Business Machines Corporation | Repairable semiconductor integrated circuit memory by selective assignment of groups of redundancy elements to domains |
| EP1071994B1 (de) | 1998-04-17 | 2002-10-30 | Infineon Technologies AG | Speicheranordnung mit redundanten speicherzellen und verfahren zum zugriff auf redundante speicherzellen |
| JP4693197B2 (ja) * | 1998-04-23 | 2011-06-01 | 株式会社東芝 | 半導体記憶装置 |
| KR100305648B1 (ko) * | 1998-05-27 | 2001-11-30 | 박종섭 | 고속동작용디램 |
| DE19922920C1 (de) * | 1999-05-19 | 2000-11-16 | Siemens Ag | Integrierter Speicher mit Redundanzfunktion |
| US6314030B1 (en) * | 2000-06-14 | 2001-11-06 | Micron Technology, Inc. | Semiconductor memory having segmented row repair |
| JP2002050191A (ja) * | 2000-08-02 | 2002-02-15 | Fujitsu Ltd | 半導体記憶装置 |
| US6552937B2 (en) * | 2001-03-28 | 2003-04-22 | Micron Technology, Inc. | Memory device having programmable column segmentation to increase flexibility in bit repair |
| JP4299984B2 (ja) * | 2001-08-29 | 2009-07-22 | 株式会社東芝 | 半導体記憶装置 |
| DE10155449A1 (de) * | 2001-11-12 | 2003-05-28 | Infineon Technologies Ag | Verfahren zur Rekonfiguration eines Speichers |
| JP2005092963A (ja) * | 2003-09-16 | 2005-04-07 | Renesas Technology Corp | 不揮発性記憶装置 |
| DE102005015319B4 (de) * | 2005-04-01 | 2008-04-10 | Infineon Technologies Ag | Elektrisches System mit fehlerhaften Speicherbereichen und Verfahren zum Testen von Speicherbereichen |
| US7924638B2 (en) * | 2007-04-18 | 2011-04-12 | Arm Limited | Redundancy architecture for an integrated circuit memory |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2632089B2 (ja) * | 1990-06-07 | 1997-07-16 | 三菱電機株式会社 | 半導体回路装置 |
| JPH04103099A (ja) * | 1990-08-23 | 1992-04-06 | Toshiba Corp | 半導体記憶装置 |
| JPH0831279B2 (ja) * | 1990-12-20 | 1996-03-27 | インターナショナル・ビジネス・マシーンズ・コーポレイション | 冗長システム |
| EP0529330A3 (en) * | 1991-07-31 | 1993-09-29 | Texas Instruments Incorporated | System with laser link decoder for dram redundancy scheme |
-
1993
- 1993-02-19 EP EP93102667A patent/EP0612074B1/de not_active Expired - Lifetime
- 1993-02-19 DE DE59310168T patent/DE59310168D1/de not_active Expired - Lifetime
- 1993-02-19 AT AT93102667T patent/ATE200939T1/de active
-
1994
- 1994-01-14 TW TW083100277A patent/TW323368B/zh not_active IP Right Cessation
- 1994-02-17 US US08/198,502 patent/US5457655A/en not_active Expired - Lifetime
- 1994-02-18 JP JP04483594A patent/JP3605135B2/ja not_active Expired - Fee Related
- 1994-02-19 KR KR1019940003027A patent/KR100286789B1/ko not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| KR100286789B1 (ko) | 2001-04-16 |
| KR940020415A (ko) | 1994-09-16 |
| EP0612074A1 (de) | 1994-08-24 |
| TW323368B (cg-RX-API-DMAC7.html) | 1997-12-21 |
| US5457655A (en) | 1995-10-10 |
| JPH06259991A (ja) | 1994-09-16 |
| JP3605135B2 (ja) | 2004-12-22 |
| EP0612074B1 (de) | 2001-05-02 |
| DE59310168D1 (de) | 2001-06-07 |
| HK1005300A1 (en) | 1998-12-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ATE200939T1 (de) | Spalten-redundanz-schaltungsanordnung für einen speicher | |
| EP0180212A3 (en) | Redundancy scheme for a dynamic memory | |
| ITMI922473A1 (it) | Circuito di ridondanza di riga per un dispositivo di memoria a semiconduttore. | |
| DE3485084D1 (de) | Halbleiterspeichergeraet. | |
| KR900019028A (ko) | 리던던트 블럭을 가지는 반도체 메모리장치 | |
| ITMI922474A1 (it) | Circuito di ridonanza di colonna per un dispositivo di memoria a semiconduttore. | |
| KR930018593A (ko) | 반도체 기억장치 | |
| LV10821A (lv) | Optiski nolasama etikete kodetas informacijas uzglabasanai atmina panemiens informacijas kodesanai optiski nolasama etikete panemiens informacijas uzglabasanai atmina un tas restauracijai panemiens ciparu signalu secibas dekodesanai apvienota sistema | |
| DE69028809D1 (de) | Fehlertoleranter Speicher | |
| DE69023181D1 (de) | Halbleiterspeichergerät mit Redundanz. | |
| EP0554054A3 (en) | Column redundancy architecture for a read/write memory | |
| EP0549193A3 (cg-RX-API-DMAC7.html) | ||
| DE3882122D1 (de) | Verbundwerkstoff mit elastomerer matrix und mit hohem modul und hoher anisotropie. | |
| DE69412230D1 (de) | Verfahren zur Programmierung von Redundanzregistern in einer Spaltenredundanzschaltung für einen Halbleiterspeicherbaustein | |
| DE69120000D1 (de) | Halbleiterspeichergerät mit Redundanzschaltung | |
| KR920008773A (ko) | 반도체 기억장치 | |
| GB2308693B (en) | Flash memory device | |
| GB2154032B (en) | A repairable memory array | |
| EP0370460A3 (en) | Semiconductor memory device | |
| DE69321623D1 (de) | Redundanzspeicherzellen mit Parallelprüffunktion enthaltendes Halbleiter-Speichergerät | |
| TW340219B (en) | Semiconductor memory device having redundant memory cell array | |
| DE3684249D1 (en) | Gate array anordnung in cmos-technik. | |
| KR900019047A (ko) | 반도체 기억장치 | |
| EP0579327A3 (de) | Integrierter Matrixspeicher mit einer Schaltungsanordnung zum Prüfen der Adressierung. | |
| KR910013263A (ko) | 반도체 메모리장치의 워드라인 드라이버 배치방법 |