AR244899A1 - Disposicion arbitradora de acceso directo a memoria. - Google Patents

Disposicion arbitradora de acceso directo a memoria.

Info

Publication number
AR244899A1
AR244899A1 AR88310380A AR31038088A AR244899A1 AR 244899 A1 AR244899 A1 AR 244899A1 AR 88310380 A AR88310380 A AR 88310380A AR 31038088 A AR31038088 A AR 31038088A AR 244899 A1 AR244899 A1 AR 244899A1
Authority
AR
Argentina
Prior art keywords
computer system
memory access
access channel
direct memory
channel arbitration
Prior art date
Application number
AR88310380A
Other languages
English (en)
Spanish (es)
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of AR244899A1 publication Critical patent/AR244899A1/es

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/3625—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using a time dependent access
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G06F13/30—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal with priority control
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/374—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a self-select method with individual priority code comparator

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
AR88310380A 1987-03-27 1988-03-23 Disposicion arbitradora de acceso directo a memoria. AR244899A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US3078887A 1987-03-27 1987-03-27

Publications (1)

Publication Number Publication Date
AR244899A1 true AR244899A1 (es) 1993-11-30

Family

ID=21856040

Family Applications (1)

Application Number Title Priority Date Filing Date
AR88310380A AR244899A1 (es) 1987-03-27 1988-03-23 Disposicion arbitradora de acceso directo a memoria.

Country Status (19)

Country Link
EP (1) EP0283580B1 (h)
JP (1) JPH0724044B2 (h)
KR (1) KR950008228B1 (h)
CN (1) CN1012295B (h)
AR (1) AR244899A1 (h)
AT (1) ATE75865T1 (h)
BE (1) BE1001290A4 (h)
BR (1) BR8800739A (h)
CA (1) CA1299295C (h)
DE (1) DE3778877D1 (h)
ES (1) ES2032288T3 (h)
FR (1) FR2613096A1 (h)
GB (1) GB2202975B (h)
GR (1) GR3004930T3 (h)
HK (1) HK65392A (h)
IT (1) IT1217359B (h)
MY (1) MY103351A (h)
NL (1) NL185312C (h)
SG (1) SG67992G (h)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7089344B1 (en) * 2000-06-09 2006-08-08 Motorola, Inc. Integrated processor platform supporting wireless handheld multi-media devices
JP2010165175A (ja) * 2009-01-15 2010-07-29 Internatl Business Mach Corp <Ibm> バスの使用権を制御する装置および方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3603935A (en) * 1969-05-12 1971-09-07 Xerox Corp Memory port priority access system with inhibition of low priority lock-out
IT971304B (it) * 1972-11-29 1974-04-30 Honeywell Inf Systems Sistema di accesso a priorita variabile dinamicamente
US4281381A (en) * 1979-05-14 1981-07-28 Bell Telephone Laboratories, Incorporated Distributed first-come first-served bus allocation apparatus
US4371932A (en) * 1979-07-30 1983-02-01 International Business Machines Corp. I/O Controller for transferring data between a host processor and multiple I/O units

Also Published As

Publication number Publication date
KR880011679A (ko) 1988-10-29
BR8800739A (pt) 1988-10-04
SG67992G (en) 1992-09-04
CN1012295B (zh) 1991-04-03
CN88100963A (zh) 1988-12-28
IT8819946A0 (it) 1988-03-25
BE1001290A4 (fr) 1989-09-19
MY103351A (en) 1993-06-30
HK65392A (en) 1992-09-11
EP0283580B1 (en) 1992-05-06
ES2032288T3 (es) 1993-02-01
KR950008228B1 (ko) 1995-07-26
JPS63244161A (ja) 1988-10-11
EP0283580A1 (en) 1988-09-28
NL185312C (nl) 1990-03-01
NL185312B (nl) 1989-10-02
IT1217359B (it) 1990-03-22
NL8800737A (nl) 1988-10-17
GB2202975B (en) 1991-09-25
GR3004930T3 (h) 1993-04-28
DE3778877D1 (de) 1992-06-11
GB2202975A (en) 1988-10-05
ATE75865T1 (de) 1992-05-15
CA1299295C (en) 1992-04-21
GB8728921D0 (en) 1988-01-27
FR2613096A1 (fr) 1988-09-30
JPH0724044B2 (ja) 1995-03-15

Similar Documents

Publication Publication Date Title
GB2202977B (en) Computer system having direct memory access
GB2175716B (en) Computer memory management system
GB2193017B (en) Improved memory access system
GB2201269B (en) Direct memory access system for microcontroller
GB2156554B (en) Processing system with shared data
DE3279517D1 (en) Computer memory system
EP0166268A3 (en) Shared memory access for data processing system
EP0057756A3 (en) Multi-microcomputer system with direct memory access
GB8814077D0 (en) Data memory system
GB2165726B (en) Arbitration system for data bus
AU2149788A (en) Computer bus having page mode memory access
GB8704850D0 (en) Access systems
GB8822860D0 (en) Virtual memory computer system
EP0282248A3 (en) Block access system using cache memory
AU574884B2 (en) Multiprocessor memory access system
EP0279555A3 (en) Computer data entry system
GB2202975B (en) Computer system with direct memory access channel arbitration
EP0323080A3 (en) Multiprocessor memory access control system
GB2215887B (en) Data memory system
GB2167628B (en) Computer bus apparatus with distributed arbitration
DE3855141D1 (de) Mehrfachbus-Direktspeicherzugriffssteuerungsgerät
GB8725114D0 (en) Computer system
IE853212L (en) Computer memory management system
ZA878132B (en) Virtual memory computer system
GB8702307D0 (en) Computer system