AR012873A1 - Un metodo para la reduccion del ruido periodico en un modulador sigma-delta y un aparato para llevar a la practica dicho metodo. - Google Patents
Un metodo para la reduccion del ruido periodico en un modulador sigma-delta y un aparato para llevar a la practica dicho metodo.Info
- Publication number
- AR012873A1 AR012873A1 ARP980102466A ARP980102466A AR012873A1 AR 012873 A1 AR012873 A1 AR 012873A1 AR P980102466 A ARP980102466 A AR P980102466A AR P980102466 A ARP980102466 A AR P980102466A AR 012873 A1 AR012873 A1 AR 012873A1
- Authority
- AR
- Argentina
- Prior art keywords
- take
- delta modulator
- signal
- practice
- periodic noise
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/02—Delta modulation, i.e. one-bit differential modulation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
- H03M7/3002—Conversion to or from differential modulation
- H03M7/3004—Digital delta-sigma modulation
- H03M7/3006—Compensating for, or preventing of, undesired influence of physical parameters
- H03M7/3008—Compensating for, or preventing of, undesired influence of physical parameters by averaging out the errors, e.g. using dither
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
- H03M7/3002—Conversion to or from differential modulation
- H03M7/3004—Digital delta-sigma modulation
- H03M7/3015—Structural details of digital delta-sigma modulators
- H03M7/302—Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution
- H03M7/3024—Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only
- H03M7/3028—Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only the quantiser being a single bit one
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
- H03M7/3002—Conversion to or from differential modulation
- H03M7/3004—Digital delta-sigma modulation
- H03M7/3015—Structural details of digital delta-sigma modulators
- H03M7/3031—Structural details of digital delta-sigma modulators characterised by the order of the loop filter, e.g. having a first order loop filter in the feedforward path
- H03M7/3033—Structural details of digital delta-sigma modulators characterised by the order of the loop filter, e.g. having a first order loop filter in the feedforward path the modulator having a higher order loop filter in the feedforward path, e.g. with distributed feedforward inputs
- H03M7/304—Structural details of digital delta-sigma modulators characterised by the order of the loop filter, e.g. having a first order loop filter in the feedforward path the modulator having a higher order loop filter in the feedforward path, e.g. with distributed feedforward inputs with distributed feedback, i.e. with feedback paths from the quantiser output to more than one filter stage
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Abstract
Un método para la reduccion del ruido periodico en un modulador sigma delta con un ruido periodico reducido (ruido libre en un modulador sigma delta. Lareduccion se logra por medio de la adicion de dos senale de despegue diferentes (217, 218) almodu lador sigma delta. Una primera senal de despegue (218) estáconstituida por un patron de bits particular de un cierto período mientras que una segunda senal de despegue (217) está constituída por una senalseudo-aleatoria de otro cierto período.La in vencion también propone un aparato para llevar a la práctica dicho método que comprende un primer generador dedespegue para generar una primera senal y un segudo generador para generar dicha segunda senal.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE9701986A SE509408C2 (sv) | 1997-05-27 | 1997-05-27 | Anordning och förfarande för reducering av periodiskt brus i en sigma-delta modulator |
Publications (1)
Publication Number | Publication Date |
---|---|
AR012873A1 true AR012873A1 (es) | 2000-11-22 |
Family
ID=20407109
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ARP980102466A AR012873A1 (es) | 1997-05-27 | 1998-05-27 | Un metodo para la reduccion del ruido periodico en un modulador sigma-delta y un aparato para llevar a la practica dicho metodo. |
Country Status (12)
Country | Link |
---|---|
US (1) | US6175321B1 (es) |
EP (1) | EP1080534B1 (es) |
JP (1) | JP4027434B2 (es) |
KR (1) | KR20010013111A (es) |
CN (1) | CN1260913A (es) |
AR (1) | AR012873A1 (es) |
AU (1) | AU751275B2 (es) |
BR (1) | BR9809163A (es) |
CO (1) | CO4790202A1 (es) |
EE (1) | EE03500B1 (es) |
SE (1) | SE509408C2 (es) |
WO (1) | WO1998054840A2 (es) |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AU1619601A (en) | 1999-11-19 | 2001-05-30 | New Focus, Inc. | Method and apparatus for an electro optic converter |
US6456223B1 (en) * | 1999-12-28 | 2002-09-24 | Texas Instruments Incorporated | Pipelined analog to digital converter using digital mismatch noise cancellation |
US6897772B1 (en) * | 2000-11-14 | 2005-05-24 | Honeywell International, Inc. | Multi-function control system |
JP4649777B2 (ja) * | 2001-02-09 | 2011-03-16 | ソニー株式会社 | デルタシグマ変調装置及び方法、並びにデジタル信号処理装置及び方法 |
US6823033B2 (en) * | 2002-03-12 | 2004-11-23 | Qualcomm Inc. | ΣΔdelta modulator controlled phase locked loop with a noise shaped dither |
TWI235000B (en) * | 2002-09-24 | 2005-06-21 | Mstar Semiconductor Inc | Apparatus and method for masking interference noise contained in signal source |
US20040141559A1 (en) * | 2002-10-24 | 2004-07-22 | Tewfik Ahmed H. | Generating UWB-OFDM signal using sigma-delta modulator |
US6975148B2 (en) * | 2002-12-24 | 2005-12-13 | Fujitsu Limited | Spread spectrum clock generation circuit, jitter generation circuit and semiconductor device |
US7561635B2 (en) * | 2003-08-05 | 2009-07-14 | Stmicroelectronics Nv | Variable coder apparatus for resonant power conversion and method |
KR101156877B1 (ko) | 2004-07-01 | 2012-06-20 | 텔레폰악티에볼라겟엘엠에릭슨(펍) | 시그마-델타 변조기를 포함하는 장치 및 시그마-델타변조기에서 양자화된 신호를 발생시키는 방법 |
EP1612946B1 (en) * | 2004-07-01 | 2007-03-21 | Ericsson Technology Licensing AB | Apparatus comprising a sigma-delta modulator and method of generating a quantized signal in a sigma-delta modulator |
US6980145B1 (en) * | 2004-07-30 | 2005-12-27 | Broadcom Corporation | System and method for noise cancellation in a signal processing circuit |
US7362250B2 (en) * | 2005-01-31 | 2008-04-22 | Texas Instruments Incorporated | Dynamic dither for sigma-delta converters |
GB0514677D0 (en) * | 2005-07-18 | 2005-08-24 | Queen Mary & Westfield College | Sigma delta modulators |
WO2007038280A1 (en) | 2005-09-23 | 2007-04-05 | University Of Rochester | Blue-noise-modulated sigma-delta analog-to-digital converter |
US7215267B1 (en) * | 2005-12-19 | 2007-05-08 | Cirrus Logic, Inc. | Analog-to-digital converter with dither control |
US7538701B2 (en) * | 2006-06-08 | 2009-05-26 | Cosmic Circuits Private Limited | System and method for improving dynamic performance of a circuit |
JP2009088924A (ja) | 2007-09-28 | 2009-04-23 | Fujitsu Ltd | 信号変調方法、信号変調装置、電子装置および信号変調プログラム |
JP4856659B2 (ja) * | 2008-01-30 | 2012-01-18 | ルネサスエレクトロニクス株式会社 | 半導体集積回路装置 |
KR101182407B1 (ko) | 2008-12-22 | 2012-09-13 | 한국전자통신연구원 | 펄스 생성기 및 연속시간 시그마-델타 변조기 |
US8866655B2 (en) * | 2012-08-10 | 2014-10-21 | Infineon Technologies Ag | Modulator with variable quantizer |
EP2911303B1 (en) * | 2014-02-25 | 2020-07-22 | ams AG | Delta-sigma modulator and method for signal conversion |
US11121718B1 (en) * | 2020-08-12 | 2021-09-14 | Analog Devices International Unlimited Company | Multi-stage sigma-delta analog-to-digital converter with dither |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3999129A (en) * | 1975-04-16 | 1976-12-21 | Rolm Corporation | Method and apparatus for error reduction in digital information transmission systems |
JPS62140518A (ja) * | 1985-12-13 | 1987-06-24 | Advantest Corp | Ad変換装置 |
US5010347A (en) | 1987-09-25 | 1991-04-23 | Nec Corporation | Analog-to-digital converter having an excellent signal-to-noise ratio for small signals |
JP2647136B2 (ja) * | 1988-05-13 | 1997-08-27 | 株式会社東芝 | アナログ−デジタル変換回路 |
JP3012887B2 (ja) * | 1989-03-13 | 2000-02-28 | 日本テキサス・インスツルメンツ株式会社 | 信号変換装置 |
US5055843A (en) * | 1990-01-31 | 1991-10-08 | Analog Devices, Inc. | Sigma delta modulator with distributed prefiltering and feedback |
US5144308A (en) | 1991-05-21 | 1992-09-01 | At&T Bell Laboratories | Idle channel tone and periodic noise suppression for sigma-delta modulators using high-level dither |
-
1997
- 1997-05-27 SE SE9701986A patent/SE509408C2/sv not_active IP Right Cessation
-
1998
- 1998-05-26 WO PCT/SE1998/000990 patent/WO1998054840A2/en active IP Right Grant
- 1998-05-26 EE EEP199900536A patent/EE03500B1/xx not_active IP Right Cessation
- 1998-05-26 AU AU77938/98A patent/AU751275B2/en not_active Ceased
- 1998-05-26 KR KR19997011091A patent/KR20010013111A/ko not_active Application Discontinuation
- 1998-05-26 CN CN98805577A patent/CN1260913A/zh active Pending
- 1998-05-26 CO CO98029413A patent/CO4790202A1/es unknown
- 1998-05-26 US US09/084,650 patent/US6175321B1/en not_active Expired - Lifetime
- 1998-05-26 JP JP50058799A patent/JP4027434B2/ja not_active Expired - Lifetime
- 1998-05-26 EP EP98926008A patent/EP1080534B1/en not_active Expired - Lifetime
- 1998-05-26 BR BR9809163-8A patent/BR9809163A/pt not_active IP Right Cessation
- 1998-05-27 AR ARP980102466A patent/AR012873A1/es unknown
Also Published As
Publication number | Publication date |
---|---|
EE03500B1 (et) | 2001-08-15 |
JP2002502565A (ja) | 2002-01-22 |
AU7793898A (en) | 1998-12-30 |
EE9900536A (et) | 2000-06-15 |
SE9701986L (sv) | 1998-11-28 |
EP1080534B1 (en) | 2006-02-22 |
JP4027434B2 (ja) | 2007-12-26 |
EP1080534A2 (en) | 2001-03-07 |
SE509408C2 (sv) | 1999-01-25 |
CO4790202A1 (es) | 1999-05-31 |
WO1998054840A3 (en) | 1999-03-11 |
AU751275B2 (en) | 2002-08-08 |
CN1260913A (zh) | 2000-07-19 |
US6175321B1 (en) | 2001-01-16 |
BR9809163A (pt) | 2000-08-01 |
WO1998054840A2 (en) | 1998-12-03 |
KR20010013111A (ko) | 2001-02-26 |
SE9701986D0 (sv) | 1997-05-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AR012873A1 (es) | Un metodo para la reduccion del ruido periodico en un modulador sigma-delta y un aparato para llevar a la practica dicho metodo. | |
ES2088785T3 (es) | Dispositivo y metodo para registrar una señal de informacion numerica en un soporte de registro. | |
ES2113329T3 (es) | Metodo de sintesis de voz por medio de concatenacion y solapamiento parcial de formas de ondas. | |
ATE142804T1 (de) | Energiesparendes verfahren und vorrichtung für einen teil eines taktgebundenen nachrichtensignals | |
ATE220795T1 (de) | Rückgewinnung von taxanen aus koniferen | |
CA2037044A1 (en) | Apparatus for run and string data compression | |
KR950022176A (ko) | N 비트 디지탈 신호의 양자화 잡음을 디지탈적으로 세이핑하는 장치 및 방법 | |
ES2136352T3 (es) | Revestimiento anti-exudacion para juntas de silicona de automoviles. | |
KR950035098A (ko) | 디서 아날로그 디지탈 변환기를 테스트하는 장치 및 방법 | |
DE60018110D1 (de) | Kodierte takte zur verteilung von mehreren taktsignalen zu mehreren geräten eines rechnersystems | |
HUP0202439A2 (en) | Methods and devices for recording marks on a recording surface of an optical record carrier | |
FI895039A0 (fi) | Metoder foer behandling och foerebyggande av pneumocystis carinii-lunginflammation och andra sjukdomar samt foereningar och kompositioner, som anvaends i naemnda metoder. | |
FI103237B1 (fi) | Menetelmä ja laite signaalitietojen ulkoisen detektoinnin estämiseksi | |
MX9306781A (es) | Metodo y aparato para radiodifusion de musica y liricos. | |
AR018999A1 (es) | Un metodo de transmision optica a alta velocidad, transmisor de impulsos a alta velocidad y disposicion para llevar a la practica dicho metodo | |
BR9814785A (pt) | Método e sistema para gerar uma sequência complexa de pseudo-ruìdo para processar um sinal de acesso múltiplo de divisão por código | |
IT8947927A0 (it) | Sintetizzatore di segnali pseudo-casuali con spettro di frequenza piano, regolare | |
MX9307743A (es) | Metodo y aparato para codificacion de una señal original. | |
HUP0102508A2 (hu) | Információhordozó, kódolóberendezés, kódoló eljárás, dekódolóberendezés és dekódoló eljárás | |
MY112864A (en) | Signal processing apparatus for converting multi-bit signal having sub-data added thereto into one-bit signal | |
DE60002827D1 (de) | Automatische testeinrichtung mit sigma-delta modulation zur erzeugung von referenzpegeln | |
ES2071145T3 (es) | Procedimiento para controlar la velocidad de curado de espuma de silicona. | |
BR9900169A (pt) | Método e aparelho para desmodulador sigma-delta com dados aperiódicos. | |
BR9609118A (pt) | Aparelho e método para gerar mensagens de exibiçãoem tela usando-se cadeias de bits armazenadas | |
ES2067336T3 (es) | Proceso para determinar el umbral de control global durante una codificacion de lenguaje original con reduccion de la tasa de bits |