WO2022237303A1 - 多层线路板的制备方法 - Google Patents
多层线路板的制备方法 Download PDFInfo
- Publication number
- WO2022237303A1 WO2022237303A1 PCT/CN2022/080935 CN2022080935W WO2022237303A1 WO 2022237303 A1 WO2022237303 A1 WO 2022237303A1 CN 2022080935 W CN2022080935 W CN 2022080935W WO 2022237303 A1 WO2022237303 A1 WO 2022237303A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- preset
- conductive
- hole
- circuit board
- conductive structure
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 50
- 238000009713 electroplating Methods 0.000 claims abstract description 22
- 239000010410 layer Substances 0.000 claims description 61
- 239000012790 adhesive layer Substances 0.000 claims description 35
- 238000005553 drilling Methods 0.000 claims description 34
- 239000010949 copper Substances 0.000 claims description 21
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 20
- 229910052802 copper Inorganic materials 0.000 claims description 20
- 238000003475 lamination Methods 0.000 claims description 14
- 238000003825 pressing Methods 0.000 claims description 12
- 238000002360 preparation method Methods 0.000 claims description 11
- 238000007772 electroless plating Methods 0.000 claims description 8
- 239000007787 solid Substances 0.000 claims description 6
- 238000010030 laminating Methods 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 15
- 238000007747 plating Methods 0.000 description 11
- 238000013461 design Methods 0.000 description 7
- 238000004519 manufacturing process Methods 0.000 description 7
- 238000005516 engineering process Methods 0.000 description 5
- 238000012546 transfer Methods 0.000 description 5
- 239000004020 conductor Substances 0.000 description 4
- 238000004891 communication Methods 0.000 description 3
- 238000011161 development Methods 0.000 description 3
- 238000007689 inspection Methods 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 238000003801 milling Methods 0.000 description 3
- 238000004080 punching Methods 0.000 description 3
- 238000004381 surface treatment Methods 0.000 description 3
- 230000008719 thickening Effects 0.000 description 3
- 238000012360 testing method Methods 0.000 description 2
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 230000001427 coherent effect Effects 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 239000000976 ink Substances 0.000 description 1
- WABPQHHGFIMREM-UHFFFAOYSA-N lead(0) Chemical compound [Pb] WABPQHHGFIMREM-UHFFFAOYSA-N 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4623—Manufacturing multilayer circuits by laminating two or more circuit boards the circuit boards having internal via connections between two or more circuit layers before lamination, e.g. double-sided circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0044—Mechanical working of the substrate, e.g. drilling or punching
- H05K3/0047—Drilling of holes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
- H05K3/4046—Through-connections; Vertical interconnect access [VIA] connections using auxiliary conductive elements, e.g. metallic spheres, eyelets, pieces of wire
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
- H05K3/4053—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
- H05K3/4069—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in organic insulating substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/429—Plated through-holes specially for multilayer circuits, e.g. having connections to inner circuit layers
Definitions
- the disclosure relates to the technical field of multilayer circuit boards, in particular to a preparation method of multilayer circuit boards.
- PCB multilayer circuit board
- a conductive structure or selective copper plating is provided at the position corresponding to the core board that needs to be turned on, so as to avoid unnecessary conduction and reduce loss.
- the serial signal rate of 5G communication (fifth generation mobile communication) technology bearer network can reach 112Gbps or even 224Gbps, so that the corresponding multilayer circuit boards The performance also puts forward higher requirements.
- An embodiment of the present disclosure provides a method for preparing a multilayer circuit board, including:
- a preset through hole is formed at the position of the corresponding local conductive through hole of each preset core board of the multilayer circuit board, and a preset conductive structure is formed in the preset through hole;
- the local conductive through hole is the In the multi-layer circuit board, there are only conductive structure through holes at the corresponding part of the core board, and the preset core board is a core board corresponding to the conductive structure in at least one of the partial conductive through holes, and the preset The aperture of the through hole is larger than the aperture of the local conductive via;
- Electroplating is performed on the pressing structure so that the conductive structure is only formed at the preset conductive layer in the partial conductive via hole.
- Fig. 1 is a schematic cross-sectional structure diagram of a lamination structure before back drilling in a multilayer circuit board of the related art
- Fig. 2 is a schematic cross-sectional structure diagram of a lamination structure after back drilling in a multilayer circuit board of the related art
- FIG. 3 is a flowchart of a method for preparing a multilayer circuit board provided by an embodiment of the present disclosure
- FIG. 4 is another flow chart of the method for preparing a multilayer circuit board provided by an embodiment of the present disclosure
- FIG. 5 is a partial cross-sectional structural schematic diagram of each core board after forming preset through holes in the method for preparing a multilayer circuit board provided by an embodiment of the present disclosure
- FIG. 6 is a schematic diagram of a partial cross-sectional structure of each core board after forming a preset conductive structure in the method for preparing a multilayer circuit board provided by an embodiment of the present disclosure
- FIG. 7 is a partial cross-sectional structural schematic diagram of a laminated structure after lamination in the method for preparing a multilayer circuit board provided by an embodiment of the present disclosure
- FIG. 8 is a schematic diagram of a partial cross-sectional structure of a lamination structure after forming a local conductive via hole in a method for preparing a multilayer circuit board provided by an embodiment of the present disclosure
- FIG. 9 is a partial cross-sectional structural schematic diagram of a laminated structure after forming a conductive structure in the method for preparing a multilayer circuit board provided by an embodiment of the present disclosure
- FIG. 10 is a schematic diagram of a partial cross-sectional structure of a multilayer circuit board obtained by a method for preparing a multilayer circuit board provided by an embodiment of the present disclosure
- FIG. 11 is another partial cross-sectional structural schematic diagram of each core board after forming preset through holes in the method for preparing a multilayer circuit board provided by an embodiment of the present disclosure
- Fig. 12 is a schematic diagram of another partial cross-sectional structure of each core board after forming a preset conductive structure in the method for preparing a multilayer circuit board provided by an embodiment of the present disclosure
- Fig. 13 is another partial cross-sectional structural schematic diagram of the lamination structure after lamination in the method for preparing a multilayer circuit board provided by the embodiment of the present disclosure
- FIG. 14 is another partial cross-sectional structural schematic diagram of the lamination structure after forming local conductive vias in the method for preparing a multilayer circuit board provided by an embodiment of the present disclosure
- Fig. 15 is another partial cross-sectional structural schematic diagram of a laminated structure after forming a conductive structure in the method for preparing a multilayer circuit board provided by an embodiment of the present disclosure
- FIG. 16 is another partial cross-sectional structural schematic diagram of a multilayer circuit board obtained by the method for preparing a multilayer circuit board provided by an embodiment of the present disclosure.
- FIG. 17 is a loss test diagram of a multilayer circuit board prepared by the method for preparing a multilayer circuit board provided by an embodiment of the present disclosure and a multilayer circuit board in the related art,
- Reference signs include: 1, core board; 11, preset core board; 111, preset through hole; 2, adhesive layer; 3, press-fit structure; 31, partial conductive through hole; 41, preset conductive structure; 411. Protruding part; 42. Pre-set conductive layer; 5. Conductive structure.
- the present disclosure may be described with reference to plan views and/or cross-sectional views by way of idealized schematic views of the present disclosure. Accordingly, the example illustrations may be modified according to manufacturing techniques and/or tolerances.
- local conductive vias 31 can be formed in a laminated multilayer circuit board by a back-drilling process, as shown in FIG. 1 .
- all the core boards 1 adheresive layer 2 can also be added, such as a prepreg
- a conductive structure is formed in each position in the laminated structure 3.
- 5 of the local conductive through hole 31; afterward, from the side that does not need conduction, the drill hole (back drill) that expands the local conduction through hole 31 will correspond to the conductive structure 5 " at the core board 1 that does not need conduction Drilling away", so as to form the local conductive via hole 31 shown in FIG. 2 with the conductive structure 5 only in some positions.
- the conductive structure 5 can only be removed from “both sides” at most, so the remaining conductive structure 5 in each partial conductive via 31 can only be “one", so the partial conductive via 31 can only It is "one hole single channel”. That is to say, in a laminated multilayer circuit board, a plurality of mutually independent conductive structures 5 (fault network structure) cannot be formed in a local conductive via 31 through the back-drilling process, that is, it is impossible to realize "one hole multi-channel".
- an embodiment of the present disclosure provides a method for manufacturing a multilayer circuit board.
- the embodiments of the present disclosure are used to prepare a multilayer circuit board (PCB), more specifically, to prepare a laminated multilayer circuit board, that is, all core boards 1 of the multilayer circuit board are pressed in one lamination process combine together.
- PCB multilayer circuit board
- the multilayer circuit board prepared by the embodiments of the present disclosure can be more specifically a multilayer circuit board with high density and high serial signal rate (such as 112Gbps or even 224Gbps), which can be used in any field, such as for communication technology (such as 5G communication technology) ) in the bearer network.
- high density and high serial signal rate such as 112Gbps or even 224Gbps
- communication technology such as 5G communication technology
- the method for preparing a multilayer circuit board according to an embodiment of the present disclosure includes the following steps S101 to S104 .
- the local conductive through-hole 31 is a through-hole with a conductive structure 5 only at the corresponding part of the core board 1 in the multilayer circuit board (or a through-hole that needs to be selectively copper-plated).
- the core board 11 is the core board 1 corresponding to the conductive structure 5 in at least one partial conductive through hole 31, and referring to FIG. 5 and FIG.
- the multilayer circuit board of the embodiment of the present disclosure is obtained by laminating a plurality of core boards 1, and has at least one partial conductive through hole 31, and in the partial conductive through hole 31, only a part of the position is provided with a conductive structure 5, and the The conductive structure 5 conducts only some of the core boards 1 , and these core boards 1 are "pre-set core boards 11".
- these core boards 1 are "pre-set core boards 11".
- a preset conductive structure 41 is formed in the preset through hole 111 .
- each of the above preset through holes 111 corresponds to a certain local conductive through hole 31 , and only the structure at one preset through hole 111 is described in the embodiment of the present invention.
- a core board 1 preset core board 11
- its It may only need to be conducted at one local conductive via 31, so that it only needs to form the preset via 111 and the subsequent structure at the local conductive via 31, while at other partial conductive vias 31, the preset
- the core board 11 does not need to form preset through holes 111 etc., and its structure is similar to other conventional core boards 1 .
- any preset through hole 111 needs to be formed in each core board 1 , it belongs to the preset core board 11 , and structures such as the preset through hole 111 need to be formed at corresponding positions.
- the core boards 1 must be the preset core boards 11 with the above preset conductive structures 41 and preset through holes 111 .
- a through-partial conductive via 31 is formed in the press-fit structure 3. Since the aperture of the preset via 111 is larger than the aperture of the partial conductive via 31, at least the outermost layer of the preset conductive structure 41 Part of it is located “outside” the local conductive via 31, so that after the partial conductive via 31 is formed, at least the outermost preset conductive structure 41 will remain to form a hole on the wall of the preset via 111. thin layer, that is, the pre-conductive layer 42 .
- the above preset conductive layer 42 is only located at the position corresponding to the preset conductive structure 41, that is, only at the position that needs to be conducted.
- the press-fit structure 3 in the absence of electroless plating, is directly electroplated, so that the preset conductive layer 42 in the local conductive through hole 31 is thickened by electroplating, forming a partial conductive through hole 31.
- the conductive structure 5 is only formed at the place corresponding to the preset conductive layer 42 (also corresponding to the preset conductive structure 41) in the local conductive via 31, so that the conductive structure 5 is only located on the core board 1 that really needs to be conducted (the preset core board 11), that is, the "selective" electroplating of the local conductive vias 31 is realized.
- the conductive structure 5 Since the conductive structure 5 is formed by electroplating, it can effectively connect a plurality of preset conductive layers 42 that are in contact with each other but are poorly connected into one structure, thereby achieving good conduction.
- each core board 1 that needs to be conducted by the conductive structure 5 may also have a corresponding conductive layer (such as a lead wire, a joint Pad), etc. that is connected to the conductive structure 5 , which will not be described in detail here.
- a corresponding conductive layer such as a lead wire, a joint Pad
- steps such as outer layer pattern transfer, outer layer surface treatment, milling appearance, and inspection of shipments can also be performed.
- the multilayer circuit board of the structure (such as the joint Pad connected with the conductive structure 5 in the local conductive via 31 ) will not be described in detail here.
- the preset conductive structure 41 is first formed in the preset core board 11 that needs to be conducted by the local conductive through hole 31, and then all the core boards 1 (including the preset core board 11) are pressed and punched, Therefore, the preset conductive layer 42 is formed on the preset conductive structure 41 , and the preset conductive layer 42 is thickened by direct electroplating without electroless plating to form the conductive structure 5 in the local conductive through hole 31 .
- the preset conductive structure 41 is formed in a separate core board 1 (preset core board 11), which is "only located” at the core board 1 (preset core board 11) that needs to be conducted, so the preset The pre-conductive layer 42 and the conductive structure 5 of the local conductive via 31 formed after the conductive structure 41 are also naturally and accurately "located only” at the core board 1 (pre-set core board 11) that needs to be conducted, thereby completely avoiding
- the stub zero stub reduces loss (can be reduced by about 25% to about 30%), improves signal quality, and facilitates link design (especially for high-density multilayer circuit boards).
- the preset conductive structure 41 is formed in a separate core board 1 (preset core board 11), so each local conductive via 31 of the press-fit structure 3 can have multiple sections of preset conductive layers 42 that are independent of each other.
- a plurality of mutually independent conductive structures 5 may be subsequently formed in each partial conductive via 31, so as to form multiple “channels” in one partial conductive via 31, that is, to realize one pressing (ie "One hole and multiple channels" under the premise of not needing multiple pressings) facilitates the realization of high-density design, and can greatly simplify the preparation process and improve production efficiency (the production cycle can be shortened by about 1/4).
- all processes, materials, etc. of the embodiments of the present disclosure can refer to the production of conventional multilayer circuit boards, without using special anti-plating films, anti-plating inks, etc., and are well integrated with conventional processes, with low cost and easy implementation.
- the multilayer circuit board prepared by the method of the embodiment of the present disclosure (the product of the present application, no stump), the multilayer circuit board with the conductive structure 5 filled in the through hole (compared with product 1, it can be understood that the stump is filled with the through hole). Holes), multi-layer circuit boards prepared by back-drilling technology (comparative product 2, stump length 12mil), test their losses at different frequencies, see Figure 17 for the results.
- the multilayer circuit board prepared by the method of the embodiment of the present disclosure eliminates residual piles, so compared with the multilayer circuit board with residual piles or the multilayer circuit board with conductive structures 5 in the through holes prepared by the back drilling process, , the losses are greatly reduced.
- forming the preset through hole 111 at the position corresponding to the local conductive through hole 31 of each preset core board 11 of the multilayer circuit board (S101) includes:
- forming the preset conductive structure 41 in the preset via hole 111 (S101) includes:
- a preset through hole 111 can be formed therein by mechanical drilling or laser drilling, and a preset conductive structure 41 can be formed in the preset through hole 111 by means of electroless plating and electroplating .
- the length of 411 is greater than or equal to the thickness of the adhesive layer 2 .
- each preset conductive structure 41 has a The protruding portion 411 protruding toward the other pre-set conductive structure 41, in the direction in which the pre-set core boards 11 are stacked, the total length of the protruding portion 411 of the two pre-set conductive structures 41 is greater than or equal to that of the adhesive layer 2 thickness.
- an adhesive layer 2 (such as a prepreg) can also be provided between the core boards 1 for bonding.
- the embodiment of the present disclosure does not directly form a preset conductive structure in the adhesive layer 2 . Therefore, in order to subsequently form the preset conductive layer 42 and the conductive structure 5 in the local conductive via hole 31 at the adhesive layer 2, referring to Fig. 6 and Fig. 12, the preset core adjacent to the adhesive layer 2
- the preset conductive structure 41 of the board 11 has a "protrusion 411" that protrudes toward the adhesive layer 2, so referring to Figures 7 and 13, after the core boards 1 are pressed together, the protrusion 411 will "insert” into the adhesive layer 2 , which is equivalent to forming a preset conductive structure 41 in the adhesive layer 2 .
- the preset conductive structures 41 of the preset core board 11 on both sides of the adhesive layer 2 have protrusions 411, so that both protrusions 411 are "inserted” into the adhesive layer 2, so that the adhesive layer 2 A coherent preset conductive structure 41 is formed.
- the length of the protruding part 411 "inserted" in the adhesive layer 2 can exceed the thickness of the adhesive layer 2, and further can be equal to the thickness of the adhesive layer 2, so that the adhesive layer 2
- the protrusions 411 of the preset conductive structures 41 of the preset core boards 11 on both sides may be in contact with each other, or the protrusions 411 of the preset conductive structures 41 of the preset core board 11 on one side of the adhesive layer 2 may be in contact with the adhesive layer 2
- the body of the preset conductive structure 41 of the other side of the preset core board 11 contacts to form a continuous preset conductive structure 41 in the adhesive layer 2 .
- the preset conductive structures 41 of the preset core boards 11 on both sides of the adhesive layer 2 have protrusions 411, in the direction in which the core boards 1 are pressed together, if the thickness of the adhesive layer 2 is E , then the length D of the protruding portion 411 of each preset conductive structure 41 may be E/2.
- the above thickness of the adhesive layer 2 refers to the thickness of the adhesive layer 2 after the pressing process.
- the protruding portion 411 can be plated flat and then partially thickened, which will not be described in detail here.
- the conductive structure 5 formed in the adhesive layer 2 is an integral structure capable of achieving good conduction.
- the conductive structure 5 in the local conductive via hole 31 is only used to connect both sides of a preset core board 11 (such as the lower conductive structure 5 in Figure 15), then the conductive structure 5 does not need to enter the adhesive.
- the junction layer 2, and thus its corresponding preset conductive structure 41 (such as the lower preset conductive structure 41 in FIG. 12 ), does not need to have the above protruding portion.
- the preset conductive structure 41 is a solid conductive column.
- the preset conductive structure 41 formed in each preset core board 11 can be "solid", that is, a solid conductive column, for example, a solid conductive column protruding from the preset core board 11 (protruding The part is the above protruding part 411).
- forming a local conductive via hole 31 in the press-fit structure 3, forming the preset conductive structure 41 to form the preset conductive layer 42 (S103) includes:
- the positions corresponding to the preset core boards 11 are preset conductive structures 41
- the positions corresponding to other core boards 1 are the core boards 1 themselves. Therefore, in the process of forming the local conductive via 31, for the preset conductive structure 41 (such as the above solid conductive pillar), it is equivalent to "removing" the middle part, so that the remaining peripheral "thin layer” is used as the preset conductive layer 42 , while for other core boards 1, it is equivalent to punching holes.
- forming a local conductive via 31 in the press-fit structure 3, and forming the preset conductive layer 42 in the preset conductive structure 41 (S103) includes:
- the local conductive via 31 can be formed by mechanical drilling, because a large amount of conductive material (such as copper) in the preset conductive structure 41 needs to be removed in the process of forming the partial conductive via 31, and mechanical drilling is relatively This purpose can be better achieved in other ways (such as laser drilling).
- the process of forming the local conductive via 31 can also be done in other ways.
- the preset conductive structure 41 itself is a thin layer located in the preset via hole 111, it can also be formed in the process of forming the partial conductive via 31. It may not be affected, but directly retained to become the preset conductive layer 42 .
- the conductive structure 5 in the partial conductive via 31 is a hollow conductive pillar.
- the conductive structure 5 in the local conductive through hole 31 can be formed by electroplating and thickening. In order to ensure that the electroplating solution can flow to various positions to form the conductive structure 5, the conductive material for electroplating can not The local conductive vias 31 are "filled up" and instead form hollow conductive pillars.
- the materials of the preset conductive structure 41 and the conductive structure 5 are both copper.
- the conductive material used for the above-mentioned preset conductive structure 41 and conductive structure 5 can be copper (Cu), so that each electroless plating and electroplating steps are also electroless copper plating and electroplating copper.
- the method for preparing a multilayer circuit board according to an embodiment of the present disclosure may specifically include the following steps A101 to A111 .
- A102 decompose the multilayer circuit board layer by layer, and determine the laminated structure of the split, including the thickness of the prepreg (adhesive layer), the thickness of the core board (including the preset core board), etc.
- A103 Determine the punching and windowing parameters of each core board related to the signal hole.
- the hole diameter of the signal hole is A
- the hole diameter of the hole in the preset core board (preset through hole) is B
- the window diameter of the prepreg is C
- A104 Carry out processes such as film sticking, exposure, and development on each core board (inner layer core board), and complete the graphics transfer of each core board.
- A105 Perform mechanical drilling or laser drilling on the preset core board selected above to form preset through holes.
- A106 Perform hole copper plating and local thick copper plating on the positions of the preset through holes of the preset core board to obtain the preset conductive structure.
- the length of the protrusion (protrusion) of thick copper is set to D
- Laminate (compress) the prepreg and each core board (including the preset core board) to form a whole laminated structure.
- the above signal hole is obtained by mechanically drilling the laminated structure, and the drill diameter is equal to the above hole diameter B, so as to obtain the signal hole with the preset conductive layer.
- A110 directly electroplating copper without electroless copper plating, thickening the preset conductive layer, forming a conductive structure in the signal hole, and obtaining a signal hole with selective copper plating.
- step A110 is to thicken the preset conductive layer in the above signal holes, but to directly form conductive structures in other through holes.
- A111 Continue to carry out the processes of outer layer pattern transfer, outer layer surface treatment, milling appearance, inspection and shipment, etc., to obtain multi-layer circuit boards.
- the manufacturing method of the multilayer circuit board according to the embodiment of the present disclosure may specifically include the following steps A201 to A211 .
- A201 According to the design information of the multilayer circuit board (PCB), find the position of the signal hole (local conductive through hole) of "one hole and multiple channels”.
- the signal holes of the above "one hole with multiple channels” will have multiple independent conductive structures (or fault network structures), forming multiple independent signal channels, so the density of the multilayer circuit board is higher.
- A202 Decompose the multi-layer circuit board layer by layer according to the design data, and determine the laminated structure of the split, including the thickness of the prepreg (adhesive layer), the thickness of the core board (including the preset core board), etc.
- A203 Determine the punching and windowing parameters of each core board related to the signal hole.
- the hole diameter of the signal hole is A
- the hole diameter of the hole in the preset core board (preset through hole) is B
- the window diameter of the prepreg is C
- A204 Perform processes such as film sticking, exposure, and development on each core board (inner layer core board) to complete the graphics transfer of each core board.
- A205 Perform mechanical drilling or laser drilling on each core board (preset core board) corresponding to the fault network structure to form preset through holes.
- A206 Perform hole copper plating and local thick copper plating on the positions of the preset through holes of the preset core board to obtain the preset conductive structure.
- the length of the protrusion (protrusion) of thick copper is set to D
- Laminate press
- the prepreg and each core board including the pre-set core board
- the above signal hole is obtained by mechanically drilling the laminated structure, and the diameter of the drilling tool is equal to the above hole diameter B, so as to obtain the signal hole with the preset conductive layer.
- A210 directly electroplating copper without performing electroless copper plating, thickening the preset conductive layer, forming a conductive structure in the signal hole, and obtaining a signal hole selectively copper-plated at the fault network structure.
- step A210 is to thicken the preset conductive layer in the above signal holes, but to directly form conductive structures in other through holes.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
Abstract
Description
Claims (10)
- 一种多层线路板的制备方法,包括:在所述多层线路板的每个预置芯板的对应局部导电通孔的位置形成预置通孔,在所述预置通孔中形成预置导电结构;所述局部导电通孔是所述多层线路板中仅在对应部分芯板处有导电结构的通孔,所述预置芯板是在至少一个所述局部导电通孔中对应所述导电结构的芯板,所述预置通孔的孔径大于所述局部导电通孔的孔径;将所述多层线路板的所有芯板叠置并一次压合得到压合结构;在所述压合结构中形成所述局部导电通孔,使所述预置导电结构形成预置导电层;对所述压合结构进行电镀,使得仅在所述局部导电通孔中所述预置导电层处形成所述导电结构。
- 根据权利要求1所述的制备方法,其中,所述在所述多层线路板的每个预置芯板的对应局部导电通孔的位置形成预置通孔包括:通过机械钻孔或激光打孔,在所述多层线路板的每个所述预置芯板的对应所述局部导电通孔的位置形成所述预置通孔。
- 根据权利要求1所述的制备方法,其中,所述在所述预置通孔中形成预置导电结构包括:依次对所述预置芯板进行化学镀和电镀,以在所述预置通孔中形成所述预置导电结构。
- 根据权利要求1所述的制备方法,其中,所述多层线路板的任意两个相邻的所述芯板间具有粘结层;在任意两个相邻的所述预置芯板的位于对应位置的两个所述预置导电结构中,有至少一个所述预置导电结构具有超出其所在预置通孔而向另一个所述预置导电结构伸出的突出部,在各芯板叠置的方向上,所述突出部的长度大于或等于所述粘结层的厚度。
- 根据权利要求1所述的制备方法,其中,在任意两个相邻的所述预置芯板的位于对应位置的两个所述预置导电结构中,每一个所述预置导电结构均具有超出其所在预置通孔而向另一个所述预置导电结构伸出的突出部,在各芯板叠置的方向上,这两个所述预置导电结构的突出部的总长度大于或等于所述粘结层的厚度。
- 根据权利要求1所述的制备方法,其中,所述预置导电结构为实心导电柱。
- 根据权利要求1所述的制备方法,其中,所述在所述压合结构中形成所述局部导电通孔,使所述预置导电结构形成预置导电层包括:在所述压合结构中形成所述局部导电通孔,在形成所述局部导电通孔的过程中同时除去所述预置导电结构的中间部分,以使剩余的所述预置导电结构形成所述预置导电层。
- 根据权利要求1所述的制备方法,其中,所述在所述压合结构中形成所述局部导电通孔,使所述预置导电结构形成预置导电层包括:在所述压合结构中通过机械钻孔形成所述局部导电通孔,在所述机械钻孔过程中同时除去所述预置导电结构的中间部分,以使剩余的所述预置导电结构形成所述预置导电层。
- 根据权利要求1所述的制备方法,其中,所述局部导电通孔中的所述导电结构为空心导电柱。
- 根据权利要求1所述的制备方法,其中,所述预置导电结构、所述导电结构的材料均为铜。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2023566007A JP2024516223A (ja) | 2021-05-11 | 2022-03-15 | 多層配線基板の製造方法 |
EP22806278.2A EP4336977A1 (en) | 2021-05-11 | 2022-03-15 | Method for preparing multi-layer circuit board |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202110510653.4A CN115334779A (zh) | 2021-05-11 | 2021-05-11 | 多层线路板的制备方法 |
CN202110510653.4 | 2021-05-11 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2022237303A1 true WO2022237303A1 (zh) | 2022-11-17 |
Family
ID=83911917
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2022/080935 WO2022237303A1 (zh) | 2021-05-11 | 2022-03-15 | 多层线路板的制备方法 |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP4336977A1 (zh) |
JP (1) | JP2024516223A (zh) |
CN (1) | CN115334779A (zh) |
WO (1) | WO2022237303A1 (zh) |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120312589A1 (en) * | 2011-06-07 | 2012-12-13 | International Business Machines Corporation | Laser Resin Activation to Provide Selective Via Plating for Via Stub Elimination |
US20180110133A1 (en) * | 2016-10-13 | 2018-04-19 | Sanmina Corporation | Multilayer printed circuit board via hole registration and accuracy |
US10212828B1 (en) * | 2017-11-27 | 2019-02-19 | International Business Machines Corporation | Via stub elimination by disrupting plating |
CN109618488A (zh) * | 2018-12-24 | 2019-04-12 | 华为技术有限公司 | 一种印刷电路板、通信设备 |
CN111800943A (zh) * | 2019-04-09 | 2020-10-20 | 深南电路股份有限公司 | 线路板及其制作方法 |
CN111988927A (zh) * | 2019-05-22 | 2020-11-24 | 深南电路股份有限公司 | 一种印制电路板及其制备方法 |
-
2021
- 2021-05-11 CN CN202110510653.4A patent/CN115334779A/zh active Pending
-
2022
- 2022-03-15 EP EP22806278.2A patent/EP4336977A1/en active Pending
- 2022-03-15 JP JP2023566007A patent/JP2024516223A/ja active Pending
- 2022-03-15 WO PCT/CN2022/080935 patent/WO2022237303A1/zh active Application Filing
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120312589A1 (en) * | 2011-06-07 | 2012-12-13 | International Business Machines Corporation | Laser Resin Activation to Provide Selective Via Plating for Via Stub Elimination |
US20180110133A1 (en) * | 2016-10-13 | 2018-04-19 | Sanmina Corporation | Multilayer printed circuit board via hole registration and accuracy |
US10212828B1 (en) * | 2017-11-27 | 2019-02-19 | International Business Machines Corporation | Via stub elimination by disrupting plating |
CN109618488A (zh) * | 2018-12-24 | 2019-04-12 | 华为技术有限公司 | 一种印刷电路板、通信设备 |
CN111800943A (zh) * | 2019-04-09 | 2020-10-20 | 深南电路股份有限公司 | 线路板及其制作方法 |
CN111988927A (zh) * | 2019-05-22 | 2020-11-24 | 深南电路股份有限公司 | 一种印制电路板及其制备方法 |
Also Published As
Publication number | Publication date |
---|---|
JP2024516223A (ja) | 2024-04-12 |
EP4336977A1 (en) | 2024-03-13 |
CN115334779A (zh) | 2022-11-11 |
EP4336977A9 (en) | 2024-05-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20070107934A1 (en) | Printed circuit board using paste bump and manufacturing method thereof | |
WO2018149249A1 (zh) | 下沉式高密度互连板的制作方法 | |
TWI403242B (zh) | Production method of multilayer printed wiring board | |
CN103037636A (zh) | 多层电路板及多层电路板的制作方法 | |
CN106982521A (zh) | 一种高厚径比印制电路板通孔镀铜的制作方法 | |
CN110691466A (zh) | 一种hdi板制作方法和装置 | |
JP2007150313A (ja) | ペーストバンプを用いたコア基板、多層印刷回路基板及びコア基板の製造方法 | |
TW200847886A (en) | Multi-layer printed circuit board and its wiring board | |
CN109862719A (zh) | 一种实现一孔多网络的pcb制作方法及pcb | |
JP2006344697A (ja) | 多層配線板及びその製造方法 | |
WO2022237303A1 (zh) | 多层线路板的制备方法 | |
CN107172800B (zh) | 一种用于天线射频传输的pcb板及其制作方法 | |
JP2008004660A (ja) | ブラインドホールカット配線板およびその製造方法 | |
CN110461085B (zh) | 一种可实现在阶梯槽内压接元器件的线路板及其制作方法 | |
CN109195363B (zh) | 一种z向互连的pcb的制作方法及pcb | |
JP4813204B2 (ja) | 多層回路基板の製造方法 | |
CN110809376A (zh) | 一种代替hdi板背钻的工艺流程 | |
CN111988927A (zh) | 一种印制电路板及其制备方法 | |
JPH09172261A (ja) | 多層プリント配線板の製造方法 | |
CN104981108A (zh) | 悬空结构金手指的加工方法和电路板 | |
CN212649785U (zh) | 背钻式5g软硬结合板结构 | |
CN219938592U (zh) | 一种高多层机械盲埋孔电路板 | |
JP3223854B2 (ja) | 多層プリント配線板の製造方法 | |
TW201143568A (en) | Hybrid high/low-density multi-layer circuit board and its manufacturing process | |
CN108668468B (zh) | 电路板单面电镀孔的加工方法及多层子板 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 22806278 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2023566007 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2022806278 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 2022806278 Country of ref document: EP Effective date: 20231211 |