WO2022059161A1 - 多結晶ダイヤモンド基板、半導体装置、多結晶ダイヤモンド基板の製造方法、および、半導体装置の製造方法 - Google Patents
多結晶ダイヤモンド基板、半導体装置、多結晶ダイヤモンド基板の製造方法、および、半導体装置の製造方法 Download PDFInfo
- Publication number
- WO2022059161A1 WO2022059161A1 PCT/JP2020/035423 JP2020035423W WO2022059161A1 WO 2022059161 A1 WO2022059161 A1 WO 2022059161A1 JP 2020035423 W JP2020035423 W JP 2020035423W WO 2022059161 A1 WO2022059161 A1 WO 2022059161A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- polycrystalline diamond
- main surface
- layer
- diamond layer
- substrate
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02376—Carbon, e.g. diamond-like carbon
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/02—Elements
- C30B29/04—Diamond
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
- C30B25/02—Epitaxial-layer growth
- C30B25/18—Epitaxial-layer growth characterised by the substrate
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B28/00—Production of homogeneous polycrystalline material with defined structure
- C30B28/12—Production of homogeneous polycrystalline material with defined structure directly from the gas state
- C30B28/14—Production of homogeneous polycrystalline material with defined structure directly from the gas state by chemical reaction of reactive gases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02527—Carbon, e.g. diamond-like carbon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
- H01L21/0259—Microstructure
- H01L21/02595—Microstructure polycrystalline
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3732—Diamonds
Definitions
- the present disclosure relates to a polycrystalline diamond substrate, a semiconductor device, a method for manufacturing a polycrystalline diamond substrate, and a method for manufacturing a semiconductor device.
- Diamond has the highest thermal conductivity among solid materials, so it is suitably used as a heat spreader for high-power electronic devices.
- polycrystalline diamond can be produced in a larger area than single crystal diamond, and is superior in terms of cost.
- the semiconductor device and the polycrystalline diamond substrate are bonded in the bonding process.
- the warp of the polycrystalline diamond substrate is large, for example, when the radius of curvature of the warp is as small as 1 m or less, the adhesion of the joint portion is deteriorated, and the joint cannot be joined or the joint strength is remarkably lowered.
- the semiconductor laminated structure disclosed in Patent Document 1 includes a polycrystalline diamond substrate having a first main surface and a second main surface, and at least one semiconductor layer arranged on the first main surface side of the polycrystalline diamond substrate. And, and the magnitude ratio of the average particle size of the first main surface and the second main surface of the polycrystalline diamond substrate is 10 or less, so that the warp is reduced. Dry etching or polishing is performed to reduce the size ratio of the average particle size between the first main surface and the second main surface to 10 or less.
- the amount of removal is large in dry etching or polishing for reducing the size ratio of the average particle size of the first main surface and the second main surface to 10 or less. It takes time to remove the diamond substrate, and the cost for suppressing the warp of the polycrystalline diamond substrate increases.
- the present disclosure is for solving such a problem, and is a polycrystalline diamond substrate that can reduce the cost for suppressing warpage, a semiconductor device using the polycrystalline diamond substrate, and a cost for suppressing warpage. It is an object of the present invention to provide a method for manufacturing a polycrystalline diamond substrate capable of lowering the temperature, and a method for manufacturing a semiconductor device using the method for manufacturing the polycrystalline diamond substrate.
- the polycrystalline diamond substrate of the present disclosure is a polycrystalline diamond substrate having a first main surface and a second main surface, and has a surface having an average particle size smaller than the average particle size of the first main surface and the second main surface. , A polycrystalline diamond substrate between the first and second main surfaces.
- the semiconductor device of the present disclosure comprises the polycrystalline diamond substrate of the present disclosure and a semiconductor device, and the surface of the semiconductor layer of the semiconductor device is bonded to the first main surface or the second main surface. Is.
- a first polycrystal diamond layer is formed on a base substrate by a CVD method, the base substrate is removed from the first polycrystal diamond layer, and the base of the first polycrystal diamond layer is formed.
- a second polycrystal diamond layer is formed on the intermediate surface, which is the surface on the side where the substrate is located, by the CVD method, and the average particle size on the intermediate surface is opposite to that of the second polycrystalline diamond layer of the first polycrystalline diamond layer.
- a material having a surface having an exposed semiconductor layer is prepared, the method for manufacturing a polycrystalline diamond substrate of the present disclosure is performed, and the surface on which the semiconductor layer of the material is exposed is used as the first main surface or. It is a manufacturing method of a semiconductor device to be joined to a second main surface.
- the polycrystalline diamond substrate of the present disclosure can reduce the cost for suppressing warpage.
- the semiconductor device of the present disclosure is a semiconductor device using a polycrystalline diamond substrate that can reduce the cost for suppressing warpage.
- the cost for suppressing warpage can be reduced.
- the method for manufacturing a semiconductor device of the present disclosure is a method for manufacturing a semiconductor device using the method for manufacturing a polycrystalline diamond substrate of the present disclosure.
- FIG. 3 is a schematic cross-sectional view of the polycrystalline diamond substrate of the first embodiment. It is sectional drawing which shows the state in the process of manufacturing of the polycrystalline diamond substrate of Embodiment 1. FIG. It is sectional drawing which shows the stress of a polycrystalline diamond layer. It is sectional drawing which shows the state in the process of manufacturing of the polycrystalline diamond substrate of Embodiment 1.
- FIG. 3 is a schematic cross-sectional view of the polycrystalline diamond substrate of the second embodiment. It is sectional drawing of the semiconductor device of Embodiment 3.
- FIG. It is sectional drawing of the semiconductor device of Embodiment 3.
- FIG. It is sectional drawing which shows the state in the manufacturing process of the semiconductor device of Embodiment 4.
- FIG. 3 is a schematic cross-sectional view of the semiconductor device according to the fourth embodiment. It is a figure for demonstrating how to obtain the radius of curvature.
- FIG. 1 is a cross-sectional view of the polycrystalline diamond substrate 3 of the present embodiment.
- the polycrystalline diamond substrate 3 includes a first polycrystalline diamond layer 1 and a second polycrystalline diamond layer 2.
- the first polycrystalline diamond layer 1 and the second polycrystalline diamond layer 2 are connected by an intermediate surface 30.
- the surface of the first polycrystalline diamond layer 1 opposite to the second polycrystalline diamond layer 2 is the first main surface 10, and the surface of the second polycrystalline diamond layer 2 is opposite to the first polycrystalline diamond layer 1.
- the surface is the second main surface 20.
- the first polycrystalline diamond layer 1 and the second polycrystalline diamond layer 2 are each polycrystalline diamond and include a plurality of diamond crystal grains 4.
- polycrystalline diamond produced by the CVD method has a columnar crystal structure, and the particle size increases from the initial growth layer toward the growth surface.
- the particle size on the first main surface 10 and the particle size on the second main surface 20 is larger than the particle size on the intermediate surface 30. That is, a surface having an average particle size smaller than the average particle size of the first main surface 10 and the second main surface 20 is located between the first main surface 10 and the second main surface 20. Further, the particle size increases from the intermediate surface 30 toward the first main surface 10 and the second main surface 20. That is, the first main surface 10 and the second main surface 20 are growth surfaces of polycrystalline diamond.
- the intermediate surface 30 can be specified as the surface having the smallest average particle size in the thickness direction. Further, the region between the intermediate surface 30 and the first main surface 10 which is one main surface of the polycrystalline diamond substrate 3 is the first polycrystalline diamond layer 1, and the other of the intermediate surface 30 and the polycrystalline diamond substrate 3 The region between the second main surface 20 which is the main surface is the second polycrystalline diamond layer 2.
- the average particle size on a certain surface is the length of a line segment crossing each particle by observing a cross section as shown in FIG. 1 with a scanning electron microscope (SEM, Scanning Electron Microscope) and drawing a line segment in the in-plane direction. Calculate as an average. At that time, the end points of the line segments are aligned with the boundaries of the particles, and the length of the line segments is such that 20 or more particles appear on the line segments.
- SEM scanning electron microscope
- the base substrate 5 was prepared.
- Silicon, silicon nitride, aluminum nitride, silicon carbide, molybdenum, tungsten, or the like can be used as the material of the base substrate 5.
- a treatment for promoting the initial nucleation which is a starting point for forming the polycrystalline diamond.
- the treatment for promoting the initial nucleation is to form irregularities on the surface of the growth substrate by blasting, to disperse and coat the diamond fine particles on the surface of the base substrate 5, and the like.
- silicon is used as the base substrate 5, and the base substrate 5 is ultrasonically treated in a nanodiamond dispersion having a particle size of 2 to 5 nm to disperse and coat diamond fine particles on the surface of the base substrate 5.
- the first polycrystalline diamond layer 1 was formed on the base substrate 5.
- a CVD method is used to form the first polycrystalline diamond layer 1.
- the microwave CVD method is preferably used because the film formation speed is high and the discharge stability for a long time is good.
- the raw material gas is a mixed gas containing methane (CH 4 ), hydrogen (H 2 ) and oxygen (O 2 ).
- diborane (B 2 H 6 ) which is a boron compound
- B 2 H 6 diborane
- phosphine (PH 3 ) which is a phosphorus compound
- a rare gas such as argon (Ar) may be added to the raw material gas in order to improve the crystal quality and the crystal formation rate.
- the first polycrystalline diamond layer 1 was formed by the CVD method under the conditions shown in Table 1.
- the base substrate 5 was removed from the first polycrystalline diamond layer 1.
- Wet etching, grinding, laser processing, dry etching and the like can be used to remove the base substrate 5.
- wet etching was performed with a mixed solution of hydrofluoric acid and nitric acid.
- the first polycrystalline diamond layer 1 was obtained as a self-standing substrate.
- the thickness of the first polycrystalline diamond layer 1 was 100 ⁇ m, and the synthesis rate was 2 ⁇ m / h.
- the radius of curvature was 1 m.
- the cross section of the first polycrystalline diamond layer 1 was observed with a scanning electron microscope (SEM, Scanning Electron Microscope), the average particle size of the surface on which the base substrate 5 was present was 0.05 ⁇ m, and the growth surface side was 20 ⁇ m. rice field.
- the radius of curvature of the first polycrystalline diamond layer 1 or the second polycrystalline diamond layer 2 is calculated based on the surface shape of the first main surface 10 or the second main surface 20, respectively.
- the shape of the first main surface 10 or the second main surface 20 is measured on a straight line passing through the center of the first main surface 10 or the second main surface 20.
- the radius of curvature of the first polycrystalline diamond layer 1 or the second polycrystalline diamond layer 2 on the straight line is D
- the radius is d
- the height difference of the measured surface shape is ⁇ z
- the radius of curvature D is (d 2 ). It is calculated by + ⁇ z 2 ) / (2 ⁇ z) (FIG. 11).
- the measurement of the radius of curvature on the straight line as described above is performed on four straight lines rotated by 45 ° in the plane. It is obtained as the minimum value of the radius of curvature on the four straight lines.
- the radius of curvature of the polycrystalline diamond substrate 3 is the larger of the radii of curvature of the first main surface 10 or the second main surface 20.
- the surface shape of the first main surface 10 or the second main surface 20 can be measured by using a stylus type shape measuring instrument or an optical surface shape measuring instrument. Further, in a plan view, the shape on a straight line passing through the center of the first main surface 10 or the second main surface 20 is measured at 100 points or more at equal intervals.
- the second polycrystalline diamond layer 2 was formed by the CVD method on the back surface of the first main surface 10 of the first polycrystalline diamond layer 1, that is, on the surface on the side where the base substrate 5 was located.
- the back surface of the first main surface 10 on which the second polycrystalline diamond layer 2 is formed corresponds to the intermediate surface 30.
- the polycrystalline diamond substrate 3 of the present embodiment was obtained.
- the thickness of the polycrystalline diamond substrate 3 was 200 ⁇ m.
- the radius of curvature was 5 m.
- a polycrystalline diamond layer was prepared on the base substrate 5 by adjusting the growth time so as to have a plate thickness of 200 ⁇ m using the conditions shown in Table 1 except for the growth time, and after the base substrate 5 was removed, the said layer was formed.
- the radius of curvature was 0.7 m.
- the average particle size on the intermediate surface 30 was 0.05 ⁇ m
- the average particle size on the first main surface 10 was 20 ⁇ m
- the second main surface 10 was observed.
- the average particle size of the surface 20 was 19 ⁇ m.
- the average particle size on the intermediate surface 30 is the average particle size on the first main surface 10 and the average particle size on the second main surface 20. , A polycrystalline diamond substrate 3 smaller than that of the above can be obtained.
- the polycrystalline diamond substrate 3 has a surface having an average particle size of 1/10 or less as compared with the average particle size of the first main surface 10 and the second main surface 20. Warpage is suppressed even between the first main surface 10 and the second main surface 20, that is, without scraping the back surface of the first main surface 10 by dry etching or polishing.
- the average particle size (D1) of the first main surface 10 and the average particle size (D2) of the second main surface 20 are preferably 0.7 times or more the smaller one and the larger one. Yes, more preferably the smaller one is 0.9 times or more the larger one.
- D1 / D2 is close to 1
- the relationship between the warp and the stress which depends on the structure of the crystal structure of the polycrystalline diamond, can be made close between the first polycrystalline diamond layer 1 and the second polycrystalline diamond layer 2. Therefore, in the present embodiment, by making D1 / D2 close to 1, the relationship between the warp and the stress can be made close between the first polycrystalline diamond layer 1 and the second polycrystalline diamond layer 2. Warpage can be effectively suppressed, and for example, the radius of curvature of the polycrystalline diamond substrate 3 can be set to 1 m or more.
- the relationship between warpage and stress in the first polycrystalline diamond layer 1 and the second polycrystalline diamond layer 2 depends on the proportion of the non-diamond component, respectively.
- the ratio of the non-diamond component is the peak intensity of the diamond component near 1330 cm -1 and the peak intensity of the non-diamond component near 1530 cm -1 by Raman spectroscopy of the first polycrystalline diamond layer 1 and the second polycrystalline diamond layer 2. Each is measured and confirmed by determining the ratio of the peak intensity of the diamond component to the peak intensity of the non-diamond component.
- the first polycrystal is used.
- the ratio R1 G1 / F1 of the peak intensity F1 of the diamond component of the crystalline diamond layer 1 and the peak intensity G1 of the non-diamond component, the peak intensity F2 of the diamond component of the second polycrystalline diamond layer 2b, and the peak intensity G2 of the non-diamond component.
- the smaller of R1 and R2 is preferably 0.7 times or more of the larger one, and more preferably the smaller of R1 and R2 is 0.9 times or more of the larger one.
- the first polycrystalline diamond layer 1 and the second polycrystalline diamond layer 2 can be formed.
- the relationship between warpage and stress is close. Therefore, it becomes easy to set the conditions of the CVD method for suppressing the warp of the polycrystalline diamond substrate 3.
- the conditions of the CVD method for forming the first polycrystalline diamond layer 1 and the second polycrystalline diamond layer 2 are the same, for example, if the deviation of the conditions shown in Table 1 is 1% or less. It may be regarded as a condition.
- the second polycrystalline diamond layer 2 By growing the second polycrystalline diamond layer 2 from the back surface of the first polycrystalline diamond layer 1, that is, the intermediate surface, the first polycrystalline diamond layer 1 and the second polycrystalline diamond layer 2 are equivalent in opposite directions. Stress is created and the effect of the stress is offset. That is, the first polycrystalline diamond layer 1 has a stress that tends to warp the first polycrystalline diamond layer 1 toward the first main surface 10, and the second polycrystalline diamond layer 2 has a second polycrystalline diamond layer. Although it has a stress that causes 2 to warp toward the second main surface 20, the stress of the first polycrystalline diamond layer 1 causes the first polycrystalline diamond layer 1 to warp toward the first main surface 10.
- the effect that the stress of the second polycrystalline diamond layer 2 causes the second polycrystalline diamond layer 2 to warp toward the second main surface 20 is that the first polycrystalline diamond layer 1 and the second polycrystalline diamond layer 2 have an effect. It is offset by being connected. Hereinafter, such a situation is offset by the warp of the first polycrystalline diamond layer 1 and the second polycrystalline diamond layer 2, or the warp of the first polycrystalline diamond layer 1 and the warp of the second polycrystalline diamond layer 2. It is said that the warp is offset.
- the radius of curvature of the second polycrystalline diamond layer 2 and the first polycrystalline diamond layer 1 after the formation of the second polycrystalline diamond layer 2 is after the base substrate 5 is removed from the first polycrystalline diamond layer 1. It is larger than the radius of curvature of the first polycrystalline diamond layer 1 before forming the second polycrystalline diamond layer 2.
- the polycrystalline diamond substrate 3 Since the polycrystalline diamond substrate 3 has suppressed warpage, it can be bonded to a semiconductor device, and by mechanically polishing this substrate on one side or both sides, it can be used as a heat spreader substrate.
- the warp of the first polycrystalline diamond layer 1 and the warp of the second polycrystalline diamond layer 2 cancel each other out, and the warp of the polycrystalline diamond substrate 3 is suppressed without polishing. ing. Therefore, even when polishing is performed to further improve the warp, the amount of polishing can be reduced, so that the polishing time can be shortened and the polishing can be applied to mass production.
- the first polycrystalline diamond layer 1 is treated independently as a self-standing substrate, and the second polycrystalline diamond layer 2 is formed on the back surface of the first polycrystalline diamond layer 1.
- the first main surface 10 of the first polycrystalline diamond layer 1 may be attached to another substrate and handled to form the second polycrystalline diamond layer 2.
- the second polycrystalline diamond layer 2 is formed as it is on the back surface of the first polycrystalline diamond layer 1, that is, the surface of the first polycrystalline diamond layer 1 on the side where the base substrate 5 is located.
- the back surface of the first polycrystalline diamond layer 1 may be polished by several ⁇ m to remove the initial diamond layer, and then the second polycrystalline diamond layer 2 may be formed on the back surface. By doing so, the thermal conductivity of the polycrystalline diamond substrate 3 can be improved.
- the stress of the second polycrystalline diamond layer 2 is adjusted by changing the conditions of the CVD method when forming the second polycrystalline diamond layer 2 according to the stress of the first polycrystalline diamond layer 1, and the polycrystalline diamond substrate 3 is formed. It is also possible to suppress the warp more.
- the polycrystalline diamond substrate 3 is a polycrystalline diamond substrate having a first main surface 10 and a second main surface 20, and the average particle size is smaller than the average particle size of the first main surface 10 and the second main surface 20.
- the surface is between the first main surface 10 and the second main surface 20.
- the first polycrystalline diamond layer 1 has a stress that tends to warp the first polycrystalline diamond layer 1 toward the first main surface 10, and the second polycrystalline diamond layer 2 has a second polycrystalline diamond layer 2. It has a stress that tends to warp toward the main surface 20 side. As a result, the warp of the first polycrystalline diamond layer 1 and the warp of the second polycrystalline diamond layer 2 are canceled out, and the cost for suppressing the warp of the polycrystalline diamond substrate 3 can be reduced.
- the polycrystalline diamond substrate 3 preferably has an average particle size D1 of the first main surface 10 and an average particle size D2 of the second main surface 20 in which the smaller one is 0.7 times or more the larger one.
- the first polycrystalline diamond layer 1 is formed on the underlying substrate 5 by the CVD method, the underlying substrate 5 is removed from the first polycrystalline diamond layer 1, and the first is
- the second polycrystalline diamond layer 2 is formed by the CVD method on the intermediate surface 30 which is the surface of the polycrystalline diamond layer 1 on the side where the base substrate 5 is located, and the average particle size on the intermediate surface 30 is set to the first main surface 10.
- the average particle size in the second main surface 20 is smaller than the average particle size in the second main surface 20.
- the polycrystalline diamond substrate 3b of the present embodiment has a second polycrystalline diamond layer 2b instead of the second polycrystalline diamond layer 2 as compared with the polycrystalline diamond substrate 3 of the first embodiment. Be prepared.
- the configuration of the polycrystalline diamond substrate 3b is ⁇ A-1. Within the range described in Configuration>, if the second polycrystalline diamond layer 2 in the description is read as the second polycrystalline diamond layer 2b, it is the same as the polycrystalline diamond substrate 3 of the first embodiment.
- the first polycrystal diamond layer 1 is formed on the base substrate 5 by a CVD method, the base substrate 5 is removed from the first polycrystal diamond layer, and the first polycrystal is formed.
- the second polycrystalline diamond layer 2b is formed by the CVD method on the intermediate surface 30 which is the surface of the crystalline diamond layer 1 on the side where the base substrate 5 is located, and the average particle size on the intermediate surface 30 is set to the first polycrystalline diamond layer.
- the average particle size of the first main surface 10 which is the main surface opposite to the second polycrystal diamond layer 2b of 1 and the opposite side of the first polycrystal diamond layer 1 of the second polycrystal diamond layer 2b. It is the same as the method for manufacturing a polycrystalline diamond substrate of the first embodiment in that the average particle size on the second main surface 20, which is the main surface, is smaller than the average particle size.
- the first polycrystalline diamond layer 1 and the second polycrystalline diamond layer 2 are formed by the CVD method under the same conditions, but in the present embodiment, the second polycrystalline diamond layer 2b is the first polycrystalline diamond. It was formed under different conditions from layer 1.
- the first polycrystalline diamond layer 1 is formed on the underlying substrate 5 as shown in FIG. 2, and then the underlying substrate 5 is removed to show the first polycrystalline diamond layer 1 as shown in FIG. 1
- the procedure was carried out in the same manner as in the first embodiment until the polycrystalline diamond layer 1 was obtained.
- the second polycrystalline diamond layer 2b was formed on the back surface of the first polycrystalline diamond layer 1 by the CVD method under the conditions shown in Table 2. Under the conditions shown in Table 2, the concentration of CH 4 gas is higher than that under the conditions shown in Table 1.
- a polycrystalline diamond layer was grown on the substrate 5 under the conditions shown in Table 2, and then the substrate 5 was removed to make a self-supporting substrate.
- the thickness of the self-supporting substrate was 50 ⁇ m, and the polycrystalline diamond.
- the synthesis rate was 5 ⁇ m / h, and the warp of the self-standing substrate had a radius of curvature of 0.7 m.
- FIG. 5 shows the polycrystalline diamond substrate 3b obtained by forming the second polycrystalline diamond layer 2b under the conditions shown in Table 2.
- Raman spectroscopy of the first polycrystalline diamond layer 1 and the second polycrystalline diamond layer 2b of the polycrystalline diamond substrate 3b was performed, and the peak intensity of the diamond component near 1330 cm -1 and the peak intensity of the non-diamond component near 1530 cm -1 were performed.
- the ratio R1 G1 / F1 of the peak intensity F1 of the diamond component of the first polycrystalline diamond layer 1 to the peak intensity G1 of the non-diamond component is 0.03, and the peak intensity F2 of the diamond component of the second polycrystalline diamond layer 2b.
- the ratio R2 G2 / F2 of the peak intensity G2 of the non-diamond component was 0.20.
- the warp of the polycrystalline diamond substrate 3b When the warp of the polycrystalline diamond substrate 3b was measured, the warp had a radius of curvature of 3 m. As described above, even in the method for producing a polycrystalline diamond substrate of the present embodiment in which the conditions for producing the second polycrystalline diamond layer 2b are different from the conditions for producing the first polycrystalline diamond layer 1, the first polycrystalline diamond layer 1 is used. The warp and the warp of the second polycrystalline diamond layer 2b are canceled out, and the polycrystalline diamond substrate 3b in which the warp is suppressed is obtained. Also in the method for manufacturing a polycrystalline diamond substrate of the present embodiment, polishing for suppressing warpage is unnecessary, or even when polishing for suppressing warpage is performed, the amount of polishing can be reduced and warpage is suppressed. Cost can be reduced.
- the average particle size on the intermediate surface 30 was 0.05 ⁇ m
- the first main surface 10 had an average particle size of 0.05 ⁇ m.
- the average particle size was 20 ⁇ m
- the average particle size of the second main surface was 10 ⁇ m.
- a surface having an average particle size of 1/10 or less as compared with the average particle size of the first main surface 10 and the second main surface 20 is located between the first main surface 10 and the second main surface 20.
- the warp is suppressed without scraping the back surface of the first main surface 10 by dry etching or polishing.
- the second polycrystalline diamond layer 2b is produced under the condition that the CH4 concentration is increased, but the synthesis rate becomes faster when the CH4 concentration is increased. Further, when the concentration of CH 4 is increased, the change in stress with respect to the amount of deformation becomes large due to the introduction of the non-diamond component.
- the synthesis rate of the second polycrystalline diamond layer 2b in the formation of the second polycrystalline diamond layer 2b is faster than the synthesis rate of the first polycrystalline diamond layer 1 in the formation of the first polycrystalline diamond layer 1.
- the synthesis time of the entire polycrystalline diamond substrate 3b can be reduced.
- the concentration of CH 4 in the CVD method the higher the thermal conductivity of the formed polycrystalline diamond. Therefore, by using the condition that the concentration of CH 4 is large only when the second polycrystalline diamond layer 2b is formed, the thermal conductivity of the polycrystalline diamond substrate 3b is lowered while reducing the synthesis time of the entire polycrystalline diamond substrate 3b. Can be suppressed.
- Conditions other than the CH4 concentration may be changed in order to reduce the synthesis time of the entire polycrystalline diamond substrate 3b. Further, the relationship between the synthesis condition and the stress may be investigated in advance, and the stress of the second polycrystalline diamond layer 2b may be adjusted according to the stress of the first polycrystalline diamond layer 1.
- the second polycrystalline diamond layer 2b has the peak intensity of the diamond component and non-diamond in Raman spectroscopy measurement more than the first polycrystalline diamond layer 1.
- the ratio of the peak intensities of the components is large, that is, R1 ⁇ R2, and the ratio (D1 / D2) of the average particle size D1 of the first main surface 10 to the average particle size D2 of the second main surface 20 is larger than 1. It is preferably 10 or less. If R1 ⁇ R2 and D1> D2, the large R2 makes the polycrystalline diamond substrate 3b more likely to warp toward the second polycrystalline diamond layer 2b, and the small D2 makes the polycrystalline diamond substrate 3b the first.
- the effect of easily warping toward the polycrystalline diamond layer 1 side is offset, the warpage of the first polycrystalline diamond layer 1 and the second polycrystalline diamond layer 2b is better offset, and the warping of the polycrystalline diamond substrate 3b is effectively offset. Can be made smaller. Further, when D1 / D2 is 10 or less, the effect of canceling the warp of the first polycrystalline diamond layer 1 by the second polycrystalline diamond layer 2b does not become too small. Further, when R1 / R2 is 0.1 or more, the thermal conductivity of the second polycrystalline diamond layer 2b does not deteriorate too much.
- the average particle size D1 of the first main surface 10 is larger than the average particle size D2 of the second main surface 20.
- the ratio D1 / D2 of the average particle size D1 of the first main surface 10 and the average particle size D2 of the second main surface 20 is preferably 10 or less.
- the condition that the amount of change in stress is large with respect to the amount of change in warp, that is, the condition that the film forming speed is high can be applied to the second polycrystalline diamond layer 2b, and the fabrication time can be shortened.
- R1 / R2 is 0.1 or more, the thermal conductivity of the second polycrystalline diamond layer 2b does not deteriorate too much.
- the second polymorphism in the formation of the second polycrystalline diamond layer 2 is compared with the synthesis rate of the first polycrystalline diamond layer 1 in the formation of the first polycrystalline diamond layer 1. Since the synthesis rate of the crystalline diamond layer 2 is faster, the synthesis time of the entire polycrystalline diamond substrate 3b can be reduced.
- Embodiment 3 the semiconductor device 50 using the polycrystalline diamond substrate 3 of the first embodiment or the polycrystalline diamond substrate 3b of the second embodiment will be described.
- the semiconductor device 50 will be described as including the polycrystalline diamond substrate 3, but the polycrystalline diamond substrate 3 may be replaced with the polycrystalline diamond substrate 3b.
- FIG. 6 shows a cross-sectional view of the semiconductor device 50.
- the semiconductor device 50 includes a polycrystalline diamond substrate 3 and a semiconductor layer 7.
- the surface of the semiconductor layer 7 is bonded to the first main surface 10 or the second main surface 20 of the polycrystalline diamond substrate 3.
- the surface of the semiconductor layer 7 is joined to the first main surface 10 will be described as an example.
- the specific configuration of the semiconductor layer 7 is not limited, but when the semiconductor layer 7 is, for example, gallium nitride (GaN) suitable for a high-power device or a laminated structure of GaN and AlGaN or AlN, the semiconductor layer 7 is used. It is effective that the polycrystalline diamond substrate 3 is joined to the gallium nitride substrate 3.
- GaN gallium nitride
- the semiconductor device 50 may include, for example, a polycrystalline diamond substrate 3 and a semiconductor element 70, as shown in FIG. 7.
- the semiconductor element 70 includes a semiconductor layer 7, and the semiconductor layer 7 of the semiconductor element 70 is bonded to the first main surface 10 or the second main surface 20 of the polycrystalline diamond substrate 3.
- the semiconductor layer 7 has, for example, a semiconductor laminated structure containing GaN.
- the semiconductor layer 7 includes, for example, a buffer layer 7c (for example, GaN or AlGaN), a channel layer 7b (for example, GaN), and a barrier layer 7a (for example, AlGaN or InAlN) in order from the side closest to the polycrystalline diamond substrate 3, and is a buffer.
- the surface of the layer 7c that is, the surface of the semiconductor layer 7 is joined to the first main surface 10.
- electrodes 8 such as gate electrodes and source electrodes are formed on the semiconductor layer 7.
- the method for manufacturing the polycrystalline diamond substrate described in the first embodiment is performed to manufacture the polycrystalline diamond substrate 3. Further, a material having a surface on which the semiconductor layer 7 is exposed is prepared.
- the material having the exposed surface of the semiconductor layer 7 is, for example, the semiconductor element 70. Further, the material having the exposed surface of the semiconductor layer 7 may be the semiconductor layer 7 itself.
- the semiconductor device 50 is obtained.
- a surface activation bonding method or an atomic diffusion bonding method is preferable.
- the polycrystalline diamond substrate 3 is used as a heat spreader, it is desirable that there is no bonding material between the polycrystalline diamond substrate 3 and the semiconductor layer 7, but if the thickness of the bonding material is about several tens of nm, there is a bonding material. There is no problem. More preferably, the thickness of the bonding material is 10 nm or less.
- the semiconductor device 50 of the present embodiment is manufactured by joining the polycrystalline diamond substrate 3 and the semiconductor layer 7, the polycrystalline diamond substrate 3 before joining the polycrystalline diamond substrate 3 and the semiconductor layer 7 is formed. It is preferable that the bonding surface of each of the semiconductor layer 7 and the semiconductor layer 7 is polished to an arithmetic average roughness Ra of less than 5 nm on the surface before use.
- the polycrystalline diamond substrate 3 used in the present embodiment is flat because the warp is canceled by the first polycrystalline diamond layer 1 and the second polycrystalline diamond layer 2. It can be bonded to the semiconductor layer 7. With this structure, the polycrystalline diamond substrate 3 can be used as a heat spreader for the semiconductor layer 7. Further, since the polycrystalline diamond substrate 3 is flat, the semiconductor device 50 can be manufactured with a good yield.
- the method for manufacturing the polycrystalline diamond substrate of the first embodiment is used.
- the cost for suppressing the warp of the polycrystalline diamond substrate 3 can be lowered, and the manufacturing cost of the semiconductor device 50 can be lowered.
- Embodiment 4 In the present embodiment, a manufacturing method different from that of the third embodiment will be described for the semiconductor device 50 described in the third embodiment.
- a material having an exposed surface of the semiconductor layer 7 is prepared, and the method for manufacturing a polycrystalline diamond substrate according to the first or second embodiment is carried out according to the third embodiment. It is the same as the manufacturing method of the semiconductor device of. However, in the method for manufacturing a semiconductor device according to the present embodiment, the semiconductor layer 7 is made of a material having an exposed surface before the second polycrystalline diamond layer 2 or the second polycrystalline diamond layer 2b is formed. The exposed surface is joined to the first main surface of the first polycrystalline diamond layer 1.
- the semiconductor layer 7 is made of a material having an exposed surface before the second polycrystalline diamond layer 2 or the second polycrystalline diamond layer 2b is formed. The exposed surface is joined to the first main surface of the first polycrystalline diamond layer 1.
- the first polycrystalline diamond layer 1 was formed as shown in FIG. 4, as in the first embodiment.
- the first main surface 10 (polycrystalline diamond growth surface) of the first polycrystalline diamond layer 1 is mechanically polished so that the arithmetic average roughness of the surface is less than Ra5 nm, and the mechanically polished first main surface 10 is a semiconductor. Bonded to layer 7 (FIG. 8).
- the support substrate 9 is attached to the semiconductor layer 7 via the adhesive layer 11 and used.
- a silicon substrate is used as the support substrate 9, but the support substrate 9 may be a substrate made of a material such as quartz, silicon carbide, or sapphire, as long as it can withstand the diamond synthesis temperature of 800 to 1000 ° C. good.
- TEOS tetraethoxysilane
- polycrystalline diamond was synthesized on the back surface of the first polycrystalline diamond layer 1 by microwave CVD to form the second polycrystalline diamond layer 2 (FIG. 9).
- it was produced under the same conditions as the first polycrystalline diamond layer 1 except for the synthesis time.
- the synthesis time of the second polycrystalline diamond layer 2 will be described later.
- the method to be used is not particularly limited as long as it is suitable for removing the support substrate 9 and the adhesive layer 11, and a physical method such as grinding or polishing or a chemical method such as wet etching or dry etching may be appropriately combined. Just do it.
- the polycrystalline diamond substrate 3 is completed, and the semiconductor device 50 including the polycrystalline diamond substrate 3 and the semiconductor layer 7 is completed (FIG. 10).
- the effect that the first polycrystalline diamond layer 1 tries to warp due to the stress of the first polycrystalline diamond layer 1 after the second substrate is formed is the second polycrystalline diamond. Since the layer 2 is offset by the effect of warping due to the stress of the second polycrystalline diamond layer 2, the adhesion between the polycrystalline diamond substrate 3 and the semiconductor layer 7 is improved, and the polycrystalline diamond substrate 3 and the semiconductor are improved. The bonding strength of the layer 7 becomes stronger. Therefore, the polycrystalline diamond substrate 3 can be used as a heat spreader.
- the bonding process may introduce warpage into the semiconductor layer 7 and deteriorate the characteristics of the semiconductor layer 7.
- the warp introduced into the semiconductor layer 7 by bonding is also reduced by the formation of the second polycrystalline diamond layer 2, and the semiconductor device 50 in which the warp is suppressed is obtained. Therefore, deterioration of the characteristics of the semiconductor layer 7 can be suppressed.
- the warp of the first polycrystalline diamond layer 1 and the semiconductor layer 7 after joining is evaluated, and the second polycrystalline diamond layer 2 is synthesized so that the warp can be offset by the second polycrystalline diamond layer 2. You can adjust the time. Further, the warpage of the first polycrystalline diamond layer 1 and the semiconductor layer 7 before and after joining may be evaluated, and the synthesis time of the second polycrystalline diamond layer 2 may be adjusted.
- the semiconductor layer 7 is not exposed to plasma even when the second polycrystalline diamond layer 2 is formed. .. Therefore, the polycrystalline diamond substrate 3 as a heat spreader can be formed while suppressing damage to the semiconductor layer 7.
- First polycrystalline diamond layer 2, 2b 2nd polycrystalline diamond layer, 3, 3b polycrystalline diamond substrate, 4 diamond crystal grains, 5 base substrate, 7 semiconductor layer, 7a barrier layer, 7b channel layer, 7c buffer layer , 8 electrodes, 9 support substrate, 10 first main surface, 11 adhesive layer, 20 second main surface, 30 intermediate surface, 50 semiconductor device, 70 semiconductor element.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Crystallography & Structural Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
- Chemical Vapour Deposition (AREA)
- Carbon And Carbon Compounds (AREA)
Abstract
Description
<A-1.構成>
図1は本実施の形態の多結晶ダイヤモンド基板3の断面図である。多結晶ダイヤモンド基板3は第1多結晶ダイヤモンド層1と第2多結晶ダイヤモンド層2を備える。第1多結晶ダイヤモンド層1と第2多結晶ダイヤモンド層2とは、中間面30で接続されている。第1多結晶ダイヤモンド層1の第2多結晶ダイヤモンド層2とは逆側の面が第1主面10であり、第2多結晶ダイヤモンド層2の第1多結晶ダイヤモンド層1とは逆側の面が第2主面20である。第1多結晶ダイヤモンド層1と第2多結晶ダイヤモンド層2とは、それぞれ、ダイヤモンド多結晶でありダイヤモンド結晶粒4を複数備えている。
図2から図4を用いて、多結晶ダイヤモンド基板3を製造する方法である、本実施の形態の多結晶ダイヤモンド基板の製造方法について説明する。
多結晶ダイヤモンド基板3は、第1主面10および第2主面20を有する多結晶ダイヤモンド基板であって、第1主面10および第2主面20の平均粒径と比べ平均粒径が小さい面が、第1主面10と第2主面20との間にある。これにより、多結晶ダイヤモンド基板3は反りを抑制するためのコストを低くできる。
図5に示すように、本実施の形態の多結晶ダイヤモンド基板3bは、実施の形態1の多結晶ダイヤモンド基板3と比べ、第2多結晶ダイヤモンド層2の代わりに第2多結晶ダイヤモンド層2bを備える。
本実施の形態の多結晶ダイヤモンド基板の製造方法は、下地基板5上に第1多結晶ダイヤモンド層1をCVD法で形成し、第1多結晶ダイヤモンド層から下地基板5を除去し、第1多結晶ダイヤモンド層1の下地基板5があった側の表面である中間面30上に第2多結晶ダイヤモンド層2bをCVD法で形成し、中間面30における平均粒径を、第1多結晶ダイヤモンド層1の第2多結晶ダイヤモンド層2bとは逆側の主面である第1主面10での平均粒径と、第2多結晶ダイヤモンド層2bの第1多結晶ダイヤモンド層1とは逆側の主面である第2主面20での平均粒径と、に比べ小さいようにする、という点は、実施の形態1の多結晶ダイヤモンド基板の製造方法と同様である。
多結晶ダイヤモンド基板3bにおいて、第1主面10の平均粒径D1は第2主面20の平均粒径D2より大きい。これにより、反りの変化量に対して応力の変化量が大きい条件、つまり製膜速度が速い条件を第2多結晶ダイヤモンド層2bに適用することができ、作製時間を短縮できる。
本実施の形態では、実施の形態1の多結晶ダイヤモンド基板3または実施の形態2の多結晶ダイヤモンド基板3bを用いた半導体装置50について説明する。以下では半導体装置50は多結晶ダイヤモンド基板3を備えるとして説明するが、多結晶ダイヤモンド基板3を多結晶ダイヤモンド基板3bと置き換えてもよい。
図6に半導体装置50の断面図を示す。
本実施の形態の半導体装置の製造方法では、半導体装置50を製造するために、半導体層7が露出した表面を有する材料を準備し、実施の形態1で説明した多結晶ダイヤモンド基板の製造方法を行って多結晶ダイヤモンド基板3を準備し、半導体層7の表面と多結晶ダイヤモンド基板3とを接合する。
本実施の形態では、実施の形態3で説明した半導体装置50について、実施の形態3とは異なる製造方法について説明する。
Claims (21)
- 第1主面および第2主面を有する多結晶ダイヤモンド基板であって、
前記第1主面および前記第2主面の平均粒径と比べ平均粒径が小さい面が、前記第1主面と前記第2主面との間にある、
多結晶ダイヤモンド基板。 - 請求項1に記載の多結晶ダイヤモンド基板であって、
前記第1主面における平均粒径および前記第2主面における平均粒径と比べ平均粒径が1/10以下の面が、前記第1主面と前記第2主面との間にある、
多結晶ダイヤモンド基板。 - 請求項1または2に記載の多結晶ダイヤモンド基板であって、
厚さ方向の平均粒径の分布は、平均粒径が最小となる面である中間面から、前記第1主面及び前記第2主面に向かって、平均粒径が大きくなるというものである、
多結晶ダイヤモンド基板。 - 請求項1から3のいずれか1項に記載の多結晶ダイヤモンド基板であって、
厚さ方向において平均粒径が最小となる面である中間面と前記第1主面の間の領域である第1多結晶ダイヤモンド層は前記第1多結晶ダイヤモンド層を前記第1主面側に反らせようとする応力を有し、
前記中間面と前記第2主面の間の領域である第2多結晶ダイヤモンド層は前記第2多結晶ダイヤモンド層を前記第2主面側に反らせようとする応力を有する、
多結晶ダイヤモンド基板。 - 請求項4に記載の多結晶ダイヤモンド基板であって、
前記第1多結晶ダイヤモンド層の前記応力が前記第1多結晶ダイヤモンド層を前記第1主面側に反らせようとする効果と、前記第2多結晶ダイヤモンド層の前記応力が前記第2多結晶ダイヤモンド層を前記第2主面側に反らせようとする効果とが、前記第1多結晶ダイヤモンド層と前記第2多結晶ダイヤモンド層とが接続されていることにより相殺されている、
多結晶ダイヤモンド基板。 - 請求項1から5のいずれか1項に記載の多結晶ダイヤモンド基板であって、
前記第1主面の平均粒径D1と前記第2主面の平均粒径D2とのうち、小さい方が大きい方の0.7倍以上である、
多結晶ダイヤモンド基板。 - 請求項6に記載の多結晶ダイヤモンド基板であって、
厚さ方向において平均粒径が最小となる面である中間面と前記第1主面の間の領域である第1多結晶ダイヤモンド層のラマン分光測定でのダイヤモンド成分のピーク強度F1と非ダイヤモンド成分のピーク強度G1の比R1=G1/F1と、前記中間面と前記第2主面の間の領域である第2多結晶ダイヤモンド層のラマン分光測定でのダイヤモンド成分のピーク強度F2と非ダイヤモンド成分のピーク強度G2の比R2=G2/F2とのうち、小さい方が大きい方の0.7倍以上である、
多結晶ダイヤモンド基板。 - 請求項1から5のいずれか1項に記載の多結晶ダイヤモンド基板であって、
前記第1主面の平均粒径D1は前記第2主面の平均粒径D2より大きい、
多結晶ダイヤモンド基板。 - 請求項8に記載の多結晶ダイヤモンド基板であって、
前記第1主面の平均粒径D1と前記第2主面の平均粒径D2の比D1/D2が10以下である、
多結晶ダイヤモンド基板。 - 請求項8または9に記載の多結晶ダイヤモンド基板であって、
厚さ方向において平均粒径が最小となる面である中間面と前記第1主面の間の領域である第1多結晶ダイヤモンド層のラマン分光測定でのダイヤモンド成分のピーク強度F1と非ダイヤモンド成分のピーク強度G1の比R1=G1/F1は、前記中間面と前記第2主面の間の領域である第2多結晶ダイヤモンド層のラマン分光測定でのダイヤモンド成分のピーク強度F2と非ダイヤモンド成分のピーク強度G2の比R2=G2/F2と比べ、小さい、
多結晶ダイヤモンド基板。 - 請求項10に記載の多結晶ダイヤモンド基板であって、
R1/R2が、0.1以上である、
多結晶ダイヤモンド基板。 - 請求項1から11のいずれか1項に記載の多結晶ダイヤモンド基板と、
半導体素子と、
を備え、
前記半導体素子の半導体層の表面が、前記第1主面または前記第2主面に接合されている、
半導体装置。 - 請求項12に記載の半導体装置であって、
前記半導体層はGaNを含む、
半導体装置。 - 下地基板上に第1多結晶ダイヤモンド層をCVD法で形成し、
前記第1多結晶ダイヤモンド層から前記下地基板を除去し、
前記第1多結晶ダイヤモンド層の前記下地基板があった側の表面である中間面上に第2多結晶ダイヤモンド層をCVD法で形成し、
前記中間面における平均粒径を、前記第1多結晶ダイヤモンド層の前記第2多結晶ダイヤモンド層とは逆側の主面である第1主面での平均粒径と、前記第2多結晶ダイヤモンド層の前記第1多結晶ダイヤモンド層とは逆側の主面である第2主面での平均粒径と、に比べ小さいようにする、
多結晶ダイヤモンド基板の製造方法。 - 請求項14に記載の多結晶ダイヤモンド基板の製造方法であって、
前記第2多結晶ダイヤモンド層の前記形成において、前記第1多結晶ダイヤモンド層の応力に応じて前記第2多結晶ダイヤモンド層の応力を調整する、
多結晶ダイヤモンド基板の製造方法。 - 請求項14に記載の多結晶ダイヤモンド基板の製造方法であって、
前記第2多結晶ダイヤモンド層を形成した後の前記第2多結晶ダイヤモンド層および前記第1多結晶ダイヤモンド層の曲率半径が、前記第1多結晶ダイヤモンド層から前記下地基板を除去した後であって前記第2多結晶ダイヤモンド層を形成する前の前記第1多結晶ダイヤモンド層の曲率半径と比べ、大きい、
多結晶ダイヤモンド基板の製造方法。 - 請求項14から16のいずれか1項に記載の多結晶ダイヤモンド基板の製造方法であって、
前記第1多結晶ダイヤモンド層と前記第2多結晶ダイヤモンド層を同一の条件のCVD法で形成する、
多結晶ダイヤモンド基板の製造方法。 - 請求項14から16のいずれか1項に記載の多結晶ダイヤモンド基板の製造方法であって、
前記第1多結晶ダイヤモンド層の前記形成における前記第1多結晶ダイヤモンド層の合成速度と比べ、前記第2多結晶ダイヤモンド層の前記形成における前記第2多結晶ダイヤモンド層の合成速度の方が速い、
多結晶ダイヤモンド基板の製造方法。 - 半導体層が露出した表面を有する材料を準備し、
請求項14から18のいずれか1項に記載の多結晶ダイヤモンド基板の製造方法を行い、
前記材料の前記半導体層が露出した前記表面を前記第1主面または前記第2主面に接合する、
半導体装置の製造方法。 - 請求項19に記載の半導体装置の製造方法であって、
前記第2多結晶ダイヤモンド層を形成する前に、前記材料の前記半導体層が露出した前記表面を前記第1主面に接合する、
半導体装置の製造方法。 - 請求項19または20に記載の半導体装置の製造方法であって、
前記材料は半導体素子である、
半導体装置の製造方法。
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020237007800A KR20230047460A (ko) | 2020-09-18 | 2020-09-18 | 반도체 장치의 제조 방법 |
EP20954146.5A EP4215651A4 (en) | 2020-09-18 | 2020-09-18 | POLYCRYSTALLINE DIAMOND SUBSTRATE, SEMICONDUCTOR COMPONENT, METHOD FOR PRODUCING A POLYCRYSTALLINE DIAMOND SUBSTRATE AND SEMICONDUCTOR COMPONENT PRODUCTION METHOD |
US18/019,828 US20230290635A1 (en) | 2020-09-18 | 2020-09-18 | Method for manufacturing semiconductor device |
JP2021507871A JP6935037B1 (ja) | 2020-09-18 | 2020-09-18 | 半導体装置の製造方法 |
CN202080105006.9A CN115997284A (zh) | 2020-09-18 | 2020-09-18 | 多晶金刚石基板、半导体装置、多晶金刚石基板的制造方法及半导体装置的制造方法 |
PCT/JP2020/035423 WO2022059161A1 (ja) | 2020-09-18 | 2020-09-18 | 多結晶ダイヤモンド基板、半導体装置、多結晶ダイヤモンド基板の製造方法、および、半導体装置の製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2020/035423 WO2022059161A1 (ja) | 2020-09-18 | 2020-09-18 | 多結晶ダイヤモンド基板、半導体装置、多結晶ダイヤモンド基板の製造方法、および、半導体装置の製造方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2022059161A1 true WO2022059161A1 (ja) | 2022-03-24 |
Family
ID=77657852
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2020/035423 WO2022059161A1 (ja) | 2020-09-18 | 2020-09-18 | 多結晶ダイヤモンド基板、半導体装置、多結晶ダイヤモンド基板の製造方法、および、半導体装置の製造方法 |
Country Status (6)
Country | Link |
---|---|
US (1) | US20230290635A1 (ja) |
EP (1) | EP4215651A4 (ja) |
JP (1) | JP6935037B1 (ja) |
KR (1) | KR20230047460A (ja) |
CN (1) | CN115997284A (ja) |
WO (1) | WO2022059161A1 (ja) |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0585892A (ja) * | 1991-07-31 | 1993-04-06 | Nec Corp | ダイヤモンド薄膜およびその製造方法 |
JPH06316492A (ja) * | 1993-03-30 | 1994-11-15 | Mitsubishi Materials Corp | 気相合成ダイヤモンド膜およびこの気相合成ダイヤモンド膜からなるx線露光用マスク |
JPH11157990A (ja) * | 1997-11-21 | 1999-06-15 | Agency Of Ind Science & Technol | ダイヤモンド単結晶薄膜製造方法及び装置 |
JP2007284285A (ja) * | 2006-04-14 | 2007-11-01 | Kobe Steel Ltd | ダイヤモンド膜及びその製造方法 |
JP2018049868A (ja) | 2016-09-20 | 2018-03-29 | 住友電気工業株式会社 | 半導体積層構造体および半導体デバイス |
JP2018120963A (ja) * | 2017-01-25 | 2018-08-02 | 富士通株式会社 | 半導体装置、放熱構造、半導体集積回路及び半導体装置の製造方法 |
JP2019519111A (ja) * | 2016-06-09 | 2019-07-04 | エレメント シックス テクノロジーズ リミテッド | 合成ダイヤモンドヒートスプレッダ |
-
2020
- 2020-09-18 KR KR1020237007800A patent/KR20230047460A/ko not_active Application Discontinuation
- 2020-09-18 US US18/019,828 patent/US20230290635A1/en active Pending
- 2020-09-18 EP EP20954146.5A patent/EP4215651A4/en active Pending
- 2020-09-18 WO PCT/JP2020/035423 patent/WO2022059161A1/ja unknown
- 2020-09-18 JP JP2021507871A patent/JP6935037B1/ja active Active
- 2020-09-18 CN CN202080105006.9A patent/CN115997284A/zh active Pending
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0585892A (ja) * | 1991-07-31 | 1993-04-06 | Nec Corp | ダイヤモンド薄膜およびその製造方法 |
JPH06316492A (ja) * | 1993-03-30 | 1994-11-15 | Mitsubishi Materials Corp | 気相合成ダイヤモンド膜およびこの気相合成ダイヤモンド膜からなるx線露光用マスク |
JPH11157990A (ja) * | 1997-11-21 | 1999-06-15 | Agency Of Ind Science & Technol | ダイヤモンド単結晶薄膜製造方法及び装置 |
JP2007284285A (ja) * | 2006-04-14 | 2007-11-01 | Kobe Steel Ltd | ダイヤモンド膜及びその製造方法 |
JP2019519111A (ja) * | 2016-06-09 | 2019-07-04 | エレメント シックス テクノロジーズ リミテッド | 合成ダイヤモンドヒートスプレッダ |
JP2018049868A (ja) | 2016-09-20 | 2018-03-29 | 住友電気工業株式会社 | 半導体積層構造体および半導体デバイス |
JP2018120963A (ja) * | 2017-01-25 | 2018-08-02 | 富士通株式会社 | 半導体装置、放熱構造、半導体集積回路及び半導体装置の製造方法 |
Also Published As
Publication number | Publication date |
---|---|
CN115997284A (zh) | 2023-04-21 |
JP6935037B1 (ja) | 2021-09-15 |
EP4215651A1 (en) | 2023-07-26 |
EP4215651A4 (en) | 2023-10-25 |
KR20230047460A (ko) | 2023-04-07 |
JPWO2022059161A1 (ja) | 2022-03-24 |
US20230290635A1 (en) | 2023-09-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI303670B (en) | Highly-oriented diamond film, method for manufacturing the same, and electronic device having highly-oriented diamond film | |
JP5163920B2 (ja) | ダイヤモンド単結晶基板の製造方法及びダイヤモンド単結晶基板 | |
JP7475389B2 (ja) | 積層基板、積層基板の製造方法及び自立基板の製造方法 | |
WO2015046294A1 (ja) | ダイヤモンド基板及びダイヤモンド基板の製造方法 | |
JPH06263595A (ja) | ダイヤモンド被覆部材及びその製造方法 | |
JP6450920B2 (ja) | ダイヤモンド基板及びダイヤモンド基板の製造方法 | |
JP2018049868A (ja) | 半導体積層構造体および半導体デバイス | |
TW201518562A (zh) | 單晶鑽石的製造方法 | |
TWI706061B (zh) | 大單晶鑽石及其生產方法 | |
KR100358314B1 (ko) | 경질 탄소막 및 표면 탄성파 소자용 기판 | |
CN112813409A (zh) | 金刚石衬底及其制造方法 | |
TW202120731A (zh) | 鑽石基板及其製造方法 | |
TWI246173B (en) | Diamond compound substrate and its manufacturing method | |
CN107130293B (zh) | 金刚石基板的制造方法 | |
WO2018012529A1 (ja) | 単結晶ダイヤモンド基板 | |
WO2022059161A1 (ja) | 多結晶ダイヤモンド基板、半導体装置、多結晶ダイヤモンド基板の製造方法、および、半導体装置の製造方法 | |
JP4953154B2 (ja) | ダイヤモンド基板およびその製造方法 | |
JP2022171727A (ja) | ダイヤモンド基板 | |
JP2005223215A (ja) | Si基板上への炭化珪素単結晶膜の製造方法及びそれを用いて製造される炭化珪素半導体装置 | |
JP6998634B1 (ja) | ダイヤモンド形成用構造体、およびダイヤモンド形成用構造体の製造方法 | |
RU2730402C1 (ru) | Функциональный элемент полупроводникового прибора | |
CN114232089A (zh) | 金刚石在碳化硅衬底上成核密度周期性调制方法 | |
JPH11292692A (ja) | 硬質炭素膜および硬質炭素基板 | |
JPH06267845A (ja) | 半導体素子およびその製造法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ENP | Entry into the national phase |
Ref document number: 2021507871 Country of ref document: JP Kind code of ref document: A |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 20954146 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 20237007800 Country of ref document: KR Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 2020954146 Country of ref document: EP Effective date: 20230418 |