WO2021042102A1 - Detecting collisions on a network - Google Patents

Detecting collisions on a network Download PDF

Info

Publication number
WO2021042102A1
WO2021042102A1 PCT/US2020/070345 US2020070345W WO2021042102A1 WO 2021042102 A1 WO2021042102 A1 WO 2021042102A1 US 2020070345 W US2020070345 W US 2020070345W WO 2021042102 A1 WO2021042102 A1 WO 2021042102A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal
threshold value
amplitude
collision
detector
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2020/070345
Other languages
English (en)
French (fr)
Inventor
John Junling ZANG
Dixon Chen
Yanzi Xu
Henry Liang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Microchip Technology Inc
Original Assignee
Microchip Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Microchip Technology Inc filed Critical Microchip Technology Inc
Priority to KR1020227009586A priority Critical patent/KR102923068B1/ko
Priority to DE112020003988.9T priority patent/DE112020003988T5/de
Priority to JP2022510907A priority patent/JP7674337B2/ja
Publication of WO2021042102A1 publication Critical patent/WO2021042102A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04WWIRELESS COMMUNICATION NETWORKS
    • H04W74/00Wireless channel access
    • H04W74/08Non-scheduled access, e.g. ALOHA
    • H04W74/0808Non-scheduled access, e.g. ALOHA using carrier sensing, e.g. carrier sense multiple access [CSMA]
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/28Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40Bus networks
    • H04L12/407Bus networks with decentralised control
    • H04L12/413Bus networks with decentralised control with random access, e.g. carrier-sense multiple-access with collision detection [CSMA-CD]
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264Arrangements for coupling to transmission lines
    • H04L25/0272Arrangements for coupling to multiple lines, e.g. for differential transmission
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04WWIRELESS COMMUNICATION NETWORKS
    • H04W74/00Wireless channel access
    • H04W74/08Non-scheduled access, e.g. ALOHA
    • H04W74/0808Non-scheduled access, e.g. ALOHA using carrier sensing, e.g. carrier sense multiple access [CSMA]
    • H04W74/0825Non-scheduled access, e.g. ALOHA using carrier sensing, e.g. carrier sense multiple access [CSMA] with collision detection

Definitions

  • the present disclosure relates generally to communication networks, and more specifically, to detecting collisions on a single pair Ethernet network.
  • Ethernet communication generally refers to point-to-point communication within a network of multiple end points. Ethernet generally makes efficient use of shared resources, is easy to maintain and reconfigure, and is compatible across many systems.
  • FIG. 1 depicts a network including a number of nodes, in accordance with various embodiments of the disclosure
  • FIG. 2 illustrates a node, including a media access layer and a physical layer, coupled to a network, according to various embodiments of the disclosure
  • FIGS. 3A and 3B depict timing diagrams showing various signals associated with a network, in accordance with various embodiments of the disclosure
  • FIG. 4 shows another timing diagram illustrating various signals associated with a network, in accordance with various embodiments of the disclosure
  • FIG. 5 illustrates an example physical layer of a node of a network, according to various embodiments of the disclosure
  • FIG. 6 illustrates an example signal detector, according to various embodiments of the disclosure.
  • FIG. 7 is a flowchart of an example method of operating a physical layer (PHY) of a network, according to various embodiments of the disclosure.
  • PHY physical layer
  • DSP Digital Signal Processor
  • IC Integrated Circuit
  • ASIC Application Specific Integrated Circuit
  • FPGA Field Programmable Gate Array
  • a general-purpose processor may also be referred to herein as a host processor or simply a host
  • the processor may be any conventional processor, controller, microcontroller, or state machine.
  • a processor may also be implemented as a combination of computing devices, such as a combination of a DSP and a microprocessor, a plurality of microprocessors, one or more microprocessors in conjunction with a DSP core, or any other such configuration.
  • a general-purpose computer including a processor is considered a special-purpose computer while the general-purpose computer is configured to execute computing instructions (e.g., software code) related to embodiments of the present disclosure.
  • the embodiments may be described in terms of a process that is depicted as a flowchart, a flow diagram, a structure diagram, or a block diagram. Although a flowchart may describe operational acts as a sequential process, many of these acts can be performed in another sequence, in parallel, or substantially concurrently. In addition, the order of the acts may be re-arranged.
  • a process may correspond to a method, a thread, a function, a procedure, a subroutine, a subprogram, etc.
  • the methods disclosed herein may be implemented in hardware, software, or both. If implemented in software, the functions may be stored or transmitted as one or more instructions or code on computer-readable media.
  • Computer-readable media includes both computer storage media and communication media including any medium that facilitates transfer of a computer program from one place to another.
  • any reference to an element herein using a designation such as “first,” “second,” and so forth does not limit the quantity or order of those elements, unless such limitation is explicitly stated. Rather, these designations may be used herein as a convenient method of distinguishing between two or more elements or instances of an element. Thus, a reference to first and second elements does not mean that only two elements may be employed there or that the first element must precede the second element in some manner.
  • a set of elements may comprise one or more elements.
  • the term “substantially” in reference to a given parameter, property, or condition means and includes to a degree that one of ordinary skill in the art would understand that the given parameter, property, or condition is met with a small degree of variance, such as, for example, within acceptable manufacturing tolerances.
  • the parameter, property, or condition may be at least 90% met, at least 95% met, or even at least 99% met.
  • a vehicle such as an automobile, a truck, a bus, a ship, and/or an aircraft, may include a vehicle communication network.
  • the complexity of a vehicle communication network may vary depending on a number of electronic devices within the network.
  • an advanced vehicle communication network may include various control modules for, for example, engine control, transmission control, safety control (e.g., antilock braking), and emissions control.
  • engine control e.g., engine control
  • transmission control e.g., transmission control
  • safety control e.g., antilock braking
  • emissions control e.g., antilock braking
  • 10SPE (i.e., 10 Mbps Single Pair Ethernet) is network technology specification currently under development by the Institute of Electrical and Electronics Engineers as specification IEEE 802.3cgTM.
  • a 10SPE network may include a number of nodes (also referred to herein as “endpoints”), wherein at least some of the nodes may include a 10SPE physical layer (PHY).
  • a 10SPE PHY may operate in a half-duplex mode and may support carrier-sense multiple access with collision detection (CSMA/CD), which is a media access control method used most notably in early Ethernet technology for local area networking.
  • CSMA/CD carrier-sense multiple access with collision detection
  • a node that wishes to transmit via a bus should defer transmission if there is already a carrier on the bus. In other words, if a node senses a carrier on the bus, the node should wait to transmit.
  • the inventors of this disclosure appreciate that the above assumes non-simultaneous transmission by nodes of the network, that is, assumes that there will be a sufficient gap in time between when nodes begin to transmit for a later in time node to detect the carrier for an earlier in time node’s data packet. However, the inventors of this disclosure appreciate that sometimes two or more nodes may begin to transmit so close in time that the nodes will not detect an active carrier before beginning to transmit.
  • a PHY while transmitting, may be configured to observe signal levels at a 10SPE bus and to detect a collision on the bus based, at least in part, on the observed signal levels. Stated another way, a PHY, while transmitting, may determine whether at least one other node in a network is also transmitting.
  • detection of an unusual signal amplitude may be indicative of a collision on a 10SPE network. More specifically, in some embodiments, a network collision may be detected when an amplitude of a signal observed on the bus by transmitting PHY is either larger or smaller than an expected amplitude. For example, a PHY, which is transmitting a first signal (a “locally transmitted signal”), may observe a second signal that may include the first signal and another signal (“remotely transmitted signal”) transmitted by another PHY.
  • the signals will constructively interfere and the signal observed at the PHY should have an amplitude that is greater than an expected amplitude. If the locally transmitted signal has a different phase as the remotely transmitted signal, then, in theory, the signals will destructively interfere with each other and the signal observed at the PHY should have an amplitude that is less than an expected amplitude.
  • a 10SPE PHY may include a signal detector, which may include, for example, an amplitude detector (e.g., an analog amplitude detector) and optional logic.
  • the signal detector may be operably coupled to a bus and configured to respond to a signal at the bus that has an amplitude characteristic of a collision.
  • the signal detector which may be used to detect collisions while a PHY is operating in a transmit mode, may also be used to detect signals while a PHY is operating in a receive mode.
  • a signal detector of a PHY may be configured to use one or more threshold values.
  • the signal detector may be configured to use a first “greater” threshold value.
  • the signal detector may be programmed with the first threshold (e.g., a first differential threshold) during a first phase (e.g., for a first number of bits of a collision detection operation).
  • the signal detector may be configured to use a second, lower threshold value (e.g., a second differential threshold).
  • the lower threshold value may the same threshold value used for signal detection (e.g., during a receive mode).
  • the signal detector may be programmed with the second threshold value during a second phase (e.g., for a second number of bits of a collision detection operation).
  • an output of a signal detector may be multi-sampled (e.g., oversampled) to, for example, enhance reliability with high time domain resolution.
  • the output of a signal detector may be sampled every 10 nanoseconds.
  • a collision detection operation may be performed for a specified amount of time (e.g., beginning when signal transmission begins). More specifically, for example, a collision detection operation performed at a PHY may be initiated in response to the PHY transmitting a signal, and the collision detection operation may be performed for a specified bit time (e.g., a programmable bit time of N bits (e.g., 512 bits)) subsequent to initiating transmission.
  • a specified amount of time may be, as non-limiting examples, in terms of time (e.g., microseconds, without limitation), bits/bytes, symbols, or clock cycles, without limitation.
  • an amount of time may be specified in combinational logic or control bit values stored at a control register.
  • a collision detection operation may be performed during data transmission (e.g., when transmit is enabled). In other embodiments, a collision detection operation may be limited to a specific amount of time may help to avoid collisions with future incoming signals. According to various embodiments, after expiration of a programmable bit time (e.g., 512 bits), the collision detection operation may be terminated (e.g., via failing to process and/or utilize a signal (e.g., an output of the signal detector) generated via the detection circuity.
  • a programmable bit time e.g., 512 bits
  • FIG. 1 is a block diagram of at least a portion of a network (e.g., a wired local area network) 100, according to some embodiments. More specifically, network 100 may include a 10SPE network. Network 100 includes a number of nodes (also referred to as “endpoints”) operably coupled to a communication bus 104. More specifically, network 100 includes nodes 102_1, 102_2, 102_3, 102_4, 102_5, and 102_6, generally nodes 102.
  • network 100 is depicted as having six nodes, the disclosure is not so limited, and a network may include more than six nodes (e.g., eight nodes, ten nodes, twelve nodes, or more) or less than six nodes (e.g., five nodes, three nodes, or two nodes).
  • Each node 102_1, 102_2, 102_3, 102_4, 102_5, and 102_6 is configured to communicate via communication bus 104, which may include or be a shared bus (e.g., a single twisted pair).
  • shared bus refers to a wired transmission medium, such as a single twisted pair, that conducts both transmit signals and receive signals over the same conductive structure (e.g., one or more cables).
  • network 100 may be used in an automotive environment. More specifically, by way of non-limiting example, network 100 may be configured to connect one or more of nodes 102 to other nodes, a computer, and/or controller (e.g., within a vehicle). In this example, each node 102 of network 100 may include, for example, an amplifier, a microphone, an antenna, a speaker, and/or a sensor, without limitation.
  • Other non-limiting examples of application environments include lighting systems, residential and commercial building networks, and elevator networks.
  • node 102 depicts an example network segment 101 including a node 102 (e.g., node 102_1, node 102_2, node 102_3, node 102_4, node 102_5, or node 102_6) coupled to communication bus 104.
  • node 102 includes a physical layer (PHY) 106 operably coupled to a media access control (MAC) layer 108.
  • PHY 106 may be configured to serve as an interface for a physical connection between MAC 108 and communication bus 104.
  • PHY 106 includes at least a portion of Ethernet physical layer circuitry.
  • a PHY (e.g., PHY 106) may include a transceiver having transmit circuitry and receive circuitry.
  • FIGS. 3A and 3B depict timing diagrams showing various signals associated with a network (e.g., network 100 of FIG. 1), according to various embodiments of the disclosure. More specifically, FIG. 3A depicts a timing diagram 300 showing signals associated with detecting a collision based on a signal observed at a PHY, where the observed signal has an amplitude that is greater than expected. More specifically, timing diagram 300 includes a signal 302 indicative of signal transmitted by a first node (e.g., of node 102_1), and a signal 304 indicative of signal transmitted by a second node (e.g., of node 102_2).
  • a first node e.g., of node 102_1
  • a signal 304 indicative of signal transmitted by a second node
  • Timing diagram 300 further includes a signal 306 indicative of signal observed by a PHY of the second node (e.g., of node 102_2). Also, timing diagram 300 further depicts threshold values 308A and 308B (i.e., for detecting a signal having an amplitude whose absolute value is greater than expected), and a signal 310, generated at a signal detector at the PHY, which may be indicative of a collision.
  • a signal 306 indicative of signal observed by a PHY of the second node (e.g., of node 102_2).
  • timing diagram 300 further depicts threshold values 308A and 308B (i.e., for detecting a signal having an amplitude whose absolute value is greater than expected), and a signal 310, generated at a signal detector at the PHY, which may be indicative of a collision.
  • an amplitude of signal 306 which represents a signal observed at the PHY of the second node (e.g., of node 102_2), exceeds at least one of thresholds 308A and 308B, and in response signal 310 transitions from a low state to a high state to indicate a collision.
  • the absolute value of the amplitude of signal 306 exceeds both thresholds 308A and 308B, the amplitude of signal 306 is greater than expected (i.e., compared to if only the second node was transmitting).
  • FIG. 3A depicts a timing diagram 350 showing signals associated with detecting a collision based on a signal observed at a PHY having an amplitude that is less than expected.
  • timing diagram 350 includes a signal 352 indicative of a signal transmitted by the first PHY (e.g., of node 102_1), and a signal 354 indicative of a signal transmitted by the second PHY (e.g., of node 102_2).
  • Timing diagram 350 further includes a signal 356 indicative of a signal observed by the PHY of the second node (e.g., of node 102_2).
  • timing diagram 350 further depicts thresholds 358A and 358B (i.e., for detecting a signal having an amplitude that is less than expected), and a collision signal 360, which may be indicative of a collision.
  • the absolute value of the amplitude of signal 356 does not exceed thresholds 358A and 358B, the amplitude of signal 356 is less than expected (i.e., compared to if only the PHY of the second node was transmitting). Because the amplitude of signal 306 is less than expected, it may be determined that the first PHY and the second PHY are transmitting simultaneously (here, out of phase).
  • a collision detection operation may be performed during a specified amount of time during signal transmission (e.g., to avoid later collision that may cause packet loss). More specifically, for example, collision detection may be applied only within a specified bit time (e.g., first 512 bits) (e.g., started in response to signal transmission). In at least some of these embodiments, the remaining duration of signal transmission (e.g., after the 512 bit time) may be used for other signal detection, as a non-limiting example, other signal detection may include carrier signal detection.
  • a specified bit time e.g., first 512 bits
  • the remaining duration of signal transmission e.g., after the 512 bit time
  • other signal detection may include carrier signal detection.
  • FIG. 4 depicts a timing diagram 400 including a time period 402 wherein a PHY of a first node (e.g., of node 102 1 of FIG. 1) transmits (“Remote Tx”), and a time period 404 wherein a PHY of a second node (e.g., of node 102 1 of FIG. 1) transmits (“Local Tx”). Further, the PHY of the second node (e.g., node of 102 1 of FIG. 1) receives the transmitted signal (“Local Rx”) during each of time period 402 and time period 404. Timing diagram 400 further depicts time periods 410 and 412, wherein other signal threshold detection is performed at the PHY of the second node.
  • Timing diagram 400 further depicts a time period 411, wherein a collision threshold detect is performed at the PHY of the second node.
  • time period 411 which starts in response to signal transmission by the PHY of the second node, has a programmable duration.
  • time period 411 may have a bit time duration of approximately 512 bits.
  • a signal detector of a PHY may be used for collision threshold detect (e.g., during a transmit mode), and thus in these embodiments, other signal detect may not be performed during time period 411.
  • a PHY may include circuitry (e.g., two signal detectors) configured to simultaneously perform other signal threshold detect and collision threshold detect.
  • FIG. 5 illustrates an example PHY 500, in accordance to various embodiments of the disclosure.
  • PHY 500 is provided as an example PHY configuration that may be used for carrying out various embodiments disclosed herein; however, the disclosure is not limited to any specific PHY configuration, and other configurations may be within the scope of the disclosure.
  • PHY 106 of FIG. 2 may include PHY 500.
  • PHY 500 includes transmit circuitry 502, which may be configured for communicating transmit data to communication bus 504 from a MAC (e.g., MAC 108 of FIG. 2).
  • bus 504 may a part of communication bus 104 of FIG. 1 and FIG. 2.
  • Communication bus 504, which may be used for both transmitting and receiving data, may include a single twisted pair (e.g., an Unshielded Twisted Pair, or UTP).
  • PHY 500 further includes a signal detector 506 and collision logic 508.
  • signal detector 506 may be configured to perform signal threshold detection during a time period associated with a collision threshold detect (e.g., time 411 of FIG. 4), and collision logic 508 may be configured to detect a collision in response to one or more signal thresholds detected by signal detector 506.
  • PHY 500 may further include a calibration unit 510 for tuning signal detector 506, as a non-limiting example, by tuning one or more threshold values (for example, threshold values stored at signal detector 506) and/or for tuning collision logic 508 with one or more parameters (e.g., a programmable bit time for collision detection).
  • signal detector 506 may be configured to detect signals observed at communication bus 504 that are outside specified thresholds. More specifically, a signal INPUT (e.g., a differential signal RXP, RXN shown in FIG. 6) of bus 504 may be observed (e.g., observed at p and n terminals operably coupled to a single twisted pair type cable) at signal detector 506. Signal detector 506 may be configured to detect if an amplitude of INPUT is outside a threshold, and in response convey to collision logic 508 a logic “1” for signal det out, and detect if an amplitude of INPUT is inside a threshold, and in response convey to collision logic 508 a logic “0” for signal det_out.
  • a signal INPUT e.g., a differential signal RXP, RXN shown in FIG. 6
  • Signal detector 506 may be configured to detect if an amplitude of INPUT is outside a threshold, and in response convey to collision logic 508 a logic “1” for
  • collision logic 508 may be configured to transmit a collision detection signal (e.g., signal 310 of FIG. 3A or signal 360 of FIG. 3B), which may be received at a MAC (e.g., MAC 108 of FIG. 2).
  • a collision detection signal e.g., signal 310 of FIG. 3A or signal 360 of FIG. 3B
  • MAC e.g., MAC 108 of FIG. 2.
  • a 10SPE PHY may operate in a half-duplex mode, and thus, in conventional devices, systems, and/or networks, at least some circuitry of the 10SPE PHY (e.g., signal detector 506) may not be used during a transmit mode.
  • signal detector 506 which may be used to detect other signal thresholds (e.g., carrier signal thresholds for carrier sense) including during modes other than transmit (e.g., during a receive mode), may be used to detect collisions (e.g., during “collision detection” (also referred to herein as a “collision detection operation”)) during a transmit mode (i.e., while a signal is being transmitted by circuitry 502).
  • collision detection may be performed during a specified amount of time (e.g., a programmable bit time) during signal transmission.
  • a bit count i.e., a number of bits transmitted by circuitry 502
  • collision logic 508 Upon a bit count being equal to a specified bit number (e.g., 512), a collision detection operation may be terminated.
  • a collision detection operation may be initiated at the PHY, and bits transmitted by transmit circuitry 502 may be monitored and counted by collision logic 508 in a bit count that represents the number of bits transmitted while collision logic 508 is counting.
  • a collision detection operation may be terminated (e.g., via failing to process and/or utilize a signal (e.g., signal det_out) within signal detector 506).
  • FIG. 6 illustrates an example signal detector 600, according to various embodiments of the disclosure.
  • signal detector 506 of FIG. 5 may include signal detector 600.
  • signal detector 600 includes a comparator 602, a comparator 604 and an OR gate 606.
  • Each comparator 602 and 604 may be tuned via a threshold control signal thrsh cntl ⁇ X:0>, which may be generated via, for example, calibration unit 510 of FIG. 5.
  • Operation of a signal detector, such as signal detector 600 will be known to a person having ordinary skill in art, and thus some details regarding the operation of signal detector 600 will not be described.
  • comparator 602 may detect if a positive differential signal RXP has reached a first threshold value or not. If so, an output D1 of comparator 602 is a “1.” Similarly, comparator 604 may be used to detect if a negative differential signal RXN has reached the first threshold value (e.g., a negative of the positive threshold value) or not.
  • first threshold value e.g., a negative of the positive threshold value
  • an output D2 of comparator 604 is a “1.” If either comparator 602 or comparator 604 convey a “1,” OR gate 606 will convey a “1.” Notably, since a differential signal continuously toggles between its positive amplitude and negative amplitude, the outputs of comparators 602 and 604 (i.e., outputs D1 and D2, respectively) may not necessarily be a consecutive “1,” however, the output of OR gate 606 may be a consecutive “1.” The result of OR gate 606 is thus a consecutive “1,” or high potential signal, only when the absolute value of the observed signal is greater than the first threshold value.
  • collision threshold detection may be based on different threshold values. More specifically, in one example, comparators 602 and 604 may programmed with a first threshold value for detecting amplitudes that are greater than expected amplitudes. In this example, if detector output signal det_out includes a high potential signal, i.e., a “1,” it may be determined that a received signal (e.g., differential signal RXP, RXN) has an amplitude that is equal to or greater than the first threshold value (e.g., a thus a collision has occurred). Otherwise, it may be determined that the received signal (e.g., differential signal RXP, RXN) has an amplitude that is less than the first threshold value.
  • a received signal e.g., differential signal RXP, RXN
  • detector output signal det out includes a high potential signal longer than a predetermined time (e.g., a few nanoseconds) (i.e., differential signal RXP, RXN stays above (i.e., greater than) the first differential threshold value for the predetermined time), it may be determined that a collision has occurred. Otherwise, it may be determined that a collision has not occurred.
  • comparators 602 and 604 may programmed with a second, lower threshold value for detecting amplitudes that are less than expected amplitudes.
  • detector output signal det out includes a low potential signal
  • a received signal e.g., differential signal RXP, RXN
  • the second threshold value e.g., a thus a collision has occurred
  • collision threshold detection may be characterized as detecting excursions outside a ranged defined by the first threshold and the second threshold. The result of OR gate 606 is thus a consecutive “0,” or low potential signal, only when the absolute value of the observed signal is less than the second threshold value.
  • detector output signal det out includes alow potential signal longer than a programmed time (e.g., a few nanoseconds) (i.e., differential signal RXP, RXN stays within (i.e., less than) the second differential threshold value for the predetermined time), it may be determined (e.g., by collision logic 508) that a collision has occurred. Otherwise, it may be determined that a collision has not occurred.
  • a programmed time e.g., a few nanoseconds
  • Signal detector 600 is provided as an example signal detector, and embodiments disclosed herein are not limited to a specific signal detector. Rather, any suitable signal detector may be used for carrying out various embodiments of the disclosure, including, without limitation, using multiple signal detectors.
  • the collision detect signal (e.g., generated via collision logic 508 of FIG. 5) may be used for controlling operation of an associated node. More specifically, for example, the collision detect signal may be conveyed to a MAC (e.g., MAC 108 of FIG. 2), and if a collision detect signal is indicative that a collision has occurred, the MAC may cause the node to stop transmitting. More specifically, in response to detecting a collision, the MAC may cease any further transmission, or cease any further transmission for at least a predetermined back off time.
  • a MAC e.g., MAC 108 of FIG. 2
  • FIG. 7 is a flowchart of an example method 700 of operating a network, such as a 10SPE network.
  • Method 700 may be arranged in accordance with at least one embodiment described in the present disclosure.
  • Method 700 may be performed, in some embodiments, by a device, system, or network, such as network 100 of FIG. l,node 102 of FIG. 2, PHY 500 of FIG. 5, and signal detector 600 of FIG. 6, and/or one or more of the components thereof, or another system or device.
  • method 700 may be performed based on the execution of instructions stored on one or more non-transitory computer- readable media.
  • various blocks may be divided into additional blocks, combined into fewer blocks, or eliminated, depending on the desired implementation.
  • Method 700 may begin at block 702, where a bit time for performing collision detection may be programmed, and method may proceed to block 704. More specifically, for example, calibration unit (e.g., calibration unit 510 of FIG. 5) may convey one or more signals to collision logic 508 to program collision logic 508 with the bit time (e.g., 512 bits).
  • calibration unit e.g., calibration unit 510 of FIG. 5
  • the bit time e.g., 512 bits
  • a signal detector may be programmed with one or more the threshold values. More specifically, calibration unit (e.g., calibration unit 510 of FIG. 5) may convey a threshold control signal to signal detector (e.g., signal detector 506 of FIG. 5) for programming the signal detector with a threshold value.
  • the signal detector e.g., signal detector 506
  • the signal detector may be programmed with a first threshold value during a first phase (e.g., a first number of bits (e.g., 256 bits)) of the collision threshold detection operation
  • the signal detector may be programmed with a different threshold value during a second phase (e.g., a second number of bits (e.g., 256 bits)) of the collision detection operation.
  • multiple instances of signal detector 506 may be provided, each provided with a respective threshold value.
  • a first signal is transmitted to a shared bus, and method 700 may proceed to block 708.
  • a PHY of node 102 2 (see FIG. 1) of a 10SPE network may transmit a signal to bus 104 (see FIG. 1).
  • a second signal at the shared bus may be observed, and method 700 may proceed to block 710. More specifically, for example, the PHY of node 102_2 (see FIG. 1) may observe the second signal (e.g., input signal INPUT of FIG. 5) while transmitting the first signal. In one embodiment, a differential signal may be observed (e.g., at a differential input) and the differential signal may be representative of the second signal.
  • the PHY of node 102_2 may observe the second signal (e.g., input signal INPUT of FIG. 5) while transmitting the first signal.
  • a differential signal may be observed (e.g., at a differential input) and the differential signal may be representative of the second signal.
  • an amplitude of the observed signal may be compared to a number of threshold values, and method 700 may proceed to block 712.
  • the absolute value of the amplitude of the observed signal may be compared to a first set of threshold values (e.g., threshold values 308A and/or 308B of FIG. 3A) and/or second set of threshold values (e.g., threshold values 358A and/or 358B of FIG. 3B).
  • a first phase e.g., a first number of bits
  • the amplitude of the observed signal may be compared (e.g., via signal detector 506 of FIG.
  • the amplitude of the observed signal may be compared (e.g., via signal detector 506 of FIG. 5) to the second set of threshold values (e.g., thresholds 358A and/or 358B of FIG. 3B) to determine if the absolute value of the amplitude of the observed signal is less than the second set of threshold values (i.e., less than expected).
  • collision logic e.g., collision logic 508 of FIG. 5 may determine, based on a detection signal (e.g., signal det_out from signal detector 506 of FIG. 5), whether or not a collision has occurred. More specifically, for example, in response to the absolute value of the amplitude of the observed signal being greater than the first differential threshold value (e.g., thresholds 308A and/or 308B of FIG. 3A) or less than the second differential threshold value (e.g., thresholds 358A and/or 358B of FIG. 3B), it may be determined that a collision has occurred.
  • first differential threshold value e.g., thresholds 308A and/or 308B of FIG. 3A
  • second differential threshold value e.g., thresholds 358A and/or 358B of FIG. 3B
  • a collision detection process (e.g., after expiration of the programmable bit time (e.g., 512 bits) may be terminated. More specifically, for example, in response to a bit count (e.g., determined via transmit circuitry 502) that matches a programmed bit time (e.g., at collision logic 508), the collision detection process may be terminated.
  • signal detect may be set for a receive mode, and more specifically, set to use other signal threshold values associated with, for example, a period of time for other signal threshold detect 412 of FIG. 4.
  • method 700 may be implemented in differing order.
  • the outlined operations and actions are only provided as examples, and some of the operations and actions may be optional, combined into fewer operations and actions, or expanded into additional operations and actions without detracting from the essence of the disclosed embodiment.
  • method 700 may include oversampling the signal generated by a signal detector (e.g., to enhance reliability and/or accuracy). More specifically, for example, for a bit unit integral of X nanoseconds, the received signal may be sampled N times. In other words, N samples of the received signal may be processed per bit time (e.g., per 80 nanoseconds). More specifically, as one example, a sample of the received signal may be processed every 10 nanoseconds.
  • Various embodiments, as disclosed herein, may be related to a low power, quick, and efficient collision detection method, as associated circuity, which may only require a small area.
  • Various embodiments of the present disclosure may be implemented is 10SPE networks for various applications, such as automotive application, industrial applications, server backplanes, without limitation. Further, various embodiments of the disclosure may be applicable to building, elevators, lighting, industrial in-field, Internet of Things (IOT), without limitation.
  • IOT Internet of Things
  • module or “component” may refer to specific hardware implementations configured to perform the actions of the module or component and/or software objects or software routines that may be stored on and/or executed by general purpose hardware (e.g., computer-readable media, processing devices, etc.) of the computing system.
  • general purpose hardware e.g., computer-readable media, processing devices, etc.
  • the different components, modules, engines, and services described in the present disclosure may be implemented as objects or processes that execute on the computing system (e.g., as separate threads). While some of the system and methods described in the present disclosure are generally described as being implemented in software (stored on and/or executed by general purpose hardware), specific hardware implementations or a combination of software and specific hardware implementations are also possible and contemplated.
  • any disjunctive word or phrase presenting two or more alternative terms, whether in the description, claims, or drawings, should be understood to contemplate the possibilities of including one of the terms, either of the terms, or both terms.
  • the phrase “A or B” should be understood to include the possibilities of “A” or “B” or “A and B.”
  • Embodiment 1 A method of operating a physical layer (PHY) of a 10SPE network, comprising: transmitting a first signal from a node to a shared bus; observing a second signal that is at the shared bus during at least a portion of the transmitting; and detecting a collision on the shared bus in response to detecting that the observed second signal being one of greater than a first threshold value and less than a second threshold value.
  • PHY physical layer
  • Embodiment 2 The method according to Embodiment 1, further comprising comparing an amplitude of the observed second signal to at least one of the first threshold value and the second threshold value.
  • Embodiment 3 The method according to any of Embodiments 1 and 2, wherein comparing the amplitude of the observed second signal to at least one of the first threshold value and the second threshold value comprises comparing the amplitude of the observed second signal to both of the first threshold value and the second threshold value.
  • Embodiment 4 The method according to any of Embodiments 1 through 3, wherein comparing the amplitude of the second signal to at least one of the first threshold and the second threshold comprises comparing an amplitude of a differential signal to at least one of the first threshold value and the second threshold value.
  • Embodiment 5 The method according to any of Embodiments 1 through 4, wherein detecting the collision comprises detecting the collision during a programmable bit time.
  • Embodiment 6 A method of operating a single pair Ethernet physical layer (PHY), comprising: transmitting a first signal to a shared bus; and performing collision threshold detection while transmitting the first signal and in response to the first signal being transmitted, the performing collision threshold detection including: observing an amplitude of a second signal at the shared bus; and determining a collision has occurred in response to an absolute value of the observed amplitude of the second signal being one of greater than a first threshold value and less than a second threshold value.
  • PHY single pair Ethernet physical layer
  • Embodiment 7 The method according to Embodiment 6, wherein observing the amplitude of the second signal comprises observing the amplitude of a differential signal.
  • Embodiment 8 The method according to any of Embodiments 6 and 7, wherein performing collision threshold detection further comprises: programming a signal detector of the PHY to the first threshold value; comparing, via the signal detector, the absolute value of the amplitude of the second signal to the first threshold value; programming the signal detector of the PHY to the second threshold value; and comparing, via the signal detector, the absolute value of the amplitude of the second signal to the second threshold value, wherein determining the collision has occurred comprises determining the collision has occurred in response to the absolute value of the amplitude of the second signal being one of greater than the first threshold value and less than the second threshold value.
  • Embodiment 9 A physical layer (PHY) device, comprising: a transmitter configured to transmit a first signal via a shared bus; a signal detector configured to: configured to observe a second signal at a shared bus during transmission of the first signal; compare an amplitude of the observed second signal to a number of threshold values; and generate a detector output signal based on a comparison of the amplitude of the observed second signal to at least one threshold value of the number of threshold values; and collision logic coupled to the signal detector and configured to: receive the detector output signal; and determine whether a collision has occurred on the shared bus based on the detector output signal.
  • PHY physical layer
  • Embodiment 10 The device according to Embodiment 9, wherein the signal detector is configured to receive a control signal for programming the at least one threshold value.
  • Embodiment 11 The device according to any of Embodiments 9 and 10, further comprising a calibration unit configured to convey one or more controls signals to the signal detector for setting the at least one threshold value.
  • Embodiment 12 The device according to any of Embodiments 9 through 11, wherein the signal detector includes: a first comparator configured to receive a differential signal including the second signal and generate a first detection signal; a second comparator configured to receive the differential signal including the second signal and generate a second detection signal; and an OR gate configured to receive the first detection signal and the second detection signal and generate the detector output signal.
  • Embodiment 13 The device according to any of Embodiments 9 through 12, wherein the signal detector is further configured to detect incoming signals in a receive mode.
  • Embodiment 14 The device according to any of Embodiments 9 through 13, wherein the collision logic is configured to sample the detector output signal at a rate of approximately one sample per 10 nanoseconds.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Small-Scale Networks (AREA)
  • Dc Digital Transmission (AREA)
PCT/US2020/070345 2019-08-23 2020-07-31 Detecting collisions on a network Ceased WO2021042102A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
KR1020227009586A KR102923068B1 (ko) 2019-08-23 2020-07-31 네트워크 상의 충돌 검출
DE112020003988.9T DE112020003988T5 (de) 2019-08-23 2020-07-31 Erkennen von kollisionen in einem netzwerk
JP2022510907A JP7674337B2 (ja) 2019-08-23 2020-07-31 ネットワークでの衝突の検出

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
CN201910784565.6 2019-08-23
CN201910784565.6A CN112423403A (zh) 2019-08-23 2019-08-23 检测网络上的冲突
US16/587,505 2019-09-30
US16/587,505 US11665020B2 (en) 2019-08-23 2019-09-30 Detecting collisions on a network

Publications (1)

Publication Number Publication Date
WO2021042102A1 true WO2021042102A1 (en) 2021-03-04

Family

ID=74645639

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2020/070345 Ceased WO2021042102A1 (en) 2019-08-23 2020-07-31 Detecting collisions on a network

Country Status (6)

Country Link
US (1) US11665020B2 (https=)
JP (1) JP7674337B2 (https=)
KR (1) KR102923068B1 (https=)
CN (1) CN112423403A (https=)
DE (1) DE112020003988T5 (https=)
WO (1) WO2021042102A1 (https=)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115022117B (zh) 2019-05-03 2024-07-23 微芯片技术股份有限公司 仿真有线局域网中的冲突以及相关系统、方法和设备
CN112422153B (zh) 2019-08-23 2023-04-07 微芯片技术股份有限公司 检测到共享传输介质处冲突后处理数据接收的方法和系统
CN112415323B (zh) 2019-08-23 2024-07-09 微芯片技术股份有限公司 诊断网络内的电缆故障
CN112422385B (zh) 2019-08-23 2022-11-29 微芯片技术股份有限公司 用于改进的媒体访问的接口以及相关的系统、方法和设备
CN112491435B (zh) 2019-08-23 2022-11-18 微芯片技术股份有限公司 包括收发器和驱动器架构的物理层的电路
CN112422295B (zh) 2019-08-23 2023-06-13 微芯片技术股份有限公司 以太网接口及相关系统、方法和设备
WO2021195663A1 (en) 2020-03-24 2021-09-30 Microchip Technology Incorporated Low connection count interface wake source communication according to 10spe local and remote wake and related systems, methods, and devices
US11418279B1 (en) 2021-06-14 2022-08-16 Ultralogic 6G, Llc Recovery and demodulation of collided 5G/6G message elements
TWI769023B (zh) * 2021-07-23 2022-06-21 瑞昱半導體股份有限公司 多點網路系統

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6735217B1 (en) * 1998-09-15 2004-05-11 Tut Systems, Inc. Method and apparatus for detecting collisions on a network using multi-cycle waveform pulses
US6973094B1 (en) * 2000-09-29 2005-12-06 Broadcom Corporation Packet-switched multiple-access network system with distributed fair priority queuing
US8935125B1 (en) * 2011-02-25 2015-01-13 Smsc Holdings S.A.R.L. Internal cable calibration and compensation
US20180262526A1 (en) * 2017-03-08 2018-09-13 Robert Bosch Gmbh Method to Mitigate Timing Based Attacks on Key Agreement Schemes over Controller Area Network

Family Cites Families (137)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58131848A (ja) * 1982-02-01 1983-08-05 Toshiba Corp デ−タバス衝突検出方式
JPS59115645A (ja) * 1982-12-22 1984-07-04 Toshiba Corp 情報伝送方式
JPS59158148A (ja) * 1983-02-28 1984-09-07 Sharp Corp デ−タ伝送装置
JPS61201534A (ja) * 1985-03-04 1986-09-06 Nippon Telegr & Teleph Corp <Ntt> 衝突検出機能付き送受信装置
US4739276A (en) 1986-06-12 1988-04-19 Maris Graube Method and apparatus for digital time domain reflectometry
US4701909A (en) * 1986-07-24 1987-10-20 American Telephone And Telegraph Company, At&T Bell Laboratories Collision detection technique for an optical passive star local area network using CSMA/CD
JPH01260949A (ja) * 1988-04-12 1989-10-18 Oki Electric Ind Co Ltd 衝突検出回路
US4970466A (en) 1989-03-22 1990-11-13 Microtest, Inc. TDR cable testing apparatus with pulse timing manipulation to automatically compensate for diverse cable characteristics
JPH036944A (ja) * 1989-06-02 1991-01-14 Matsushita Electric Ind Co Ltd 制御バスライン衝突防止装置
FR2660769B1 (fr) 1990-04-06 1994-09-23 Neiman Sa Circuit de reveil d'alimentation de microprocesseur, notamment pour une carte d'identification d'un ensemble de telecommande d'automobile.
US5134377A (en) 1991-06-04 1992-07-28 W. L. Gore & Associates, Inc. TDR system and method for detecting leakage of a liquid
RU2020570C1 (ru) * 1991-07-01 1994-09-30 Научно-конструкторское бюро "Миус" Устройство для обнаружения конфликтов в локальной вычислительной сети
US5335226A (en) * 1992-06-18 1994-08-02 Digital Equipment Corporation Communications system with reliable collision detection method and apparatus
US5357145A (en) 1992-12-22 1994-10-18 National Semiconductor Corporation Integrated waveshaping circuit using weighted current summing
US5381348A (en) 1993-01-11 1995-01-10 Fluke Corporation Token ring local area network testing apparatus using time delay reflectory
JP2752030B2 (ja) 1993-04-16 1998-05-18 沖電気工業株式会社 ローカルエリアネットワーク回線における信号送受信装置
JP3563421B2 (ja) * 1993-08-25 2004-09-08 株式会社東芝 無線通信装置
JPH08116323A (ja) * 1994-10-17 1996-05-07 Fuji Xerox Co Ltd データ通信システム
US5784573A (en) 1994-11-04 1998-07-21 Texas Instruments Incorporated Multi-protocol local area network controller
US5784559A (en) 1995-11-06 1998-07-21 Sun Microsystems, Inc. Full duplex flow control for ethernet networks
DE19611944C2 (de) 1996-03-26 2003-03-27 Daimler Chrysler Ag Integrierter Schaltkreis zur Kopplung eines mikrokontrollierten Steuergerätes an einen Zweidraht-Bus
DE19611945C1 (de) 1996-03-26 1997-11-20 Daimler Benz Ag Einrichtung für den busvernetzten Betrieb eines elektronischen Gerätes mit Microcontroller sowie deren Verwendung
JPH1013200A (ja) 1996-06-26 1998-01-16 Mitsubishi Electric Corp 可変遅延回路
EP0863640A3 (en) 1997-03-04 2005-09-21 Texas Instruments Incorporated Improved physical layer interface device
US6192422B1 (en) * 1997-04-16 2001-02-20 Alcatel Internetworking, Inc. Repeater with flow control device transmitting congestion indication data from output port buffer to associated network node upon port input buffer crossing threshold level
US6185195B1 (en) * 1997-05-16 2001-02-06 Qualcomm Incorporated Methods for preventing and detecting message collisions in a half-duplex communication system
US6385208B1 (en) 1998-06-02 2002-05-07 Cisco Technology, Inc. Serial media independent interface
JP4118463B2 (ja) 1999-07-23 2008-07-16 株式会社アドバンテスト タイミング保持機能を搭載したic試験装置
US6463543B1 (en) 1999-08-03 2002-10-08 Btech, Inc. Serial bus communications system
US7420986B1 (en) * 1999-11-02 2008-09-02 Broadcom Corporation Method and apparatus for the detection and classification of collisions on a shared RF network
US7110423B1 (en) 1999-11-29 2006-09-19 Cisco Technology, Inc. Method and system for source synchronous clocking
US6691241B1 (en) 1999-12-21 2004-02-10 Intel Corporation Delay tuning to improve timing in multi-load systems
US6459739B1 (en) 1999-12-30 2002-10-01 Tioga Technologies Inc. Method and apparatus for RF common-mode noise rejection in a DSL receiver
US20070133586A1 (en) * 2000-05-09 2007-06-14 Eric Ojard Off-Line Broadband Network Interface
US6920132B1 (en) 2000-05-30 2005-07-19 Marvell International Ltd. Reduced pin gigabit media independent interface
US6848059B2 (en) 2001-04-30 2005-01-25 Agere Systems Inc. System and method for processing wake-up signals in a network
US20030061341A1 (en) 2001-09-26 2003-03-27 Infineon Technologies North America Corp. Media cross conversion interface
US7047428B2 (en) 2002-01-03 2006-05-16 Broadcom Corporation Method and apparatus for performing wake on LAN power management
KR100441885B1 (ko) 2002-04-17 2004-07-27 한국전자통신연구원 홈네트워크 시스템에서 타임 슬롯 생성 장치 및 그 방법
US20030225802A1 (en) 2002-06-02 2003-12-04 Eci Telecom Ltd. Enable generator EG, and method of mapping data using the EG
US20040028164A1 (en) 2002-08-07 2004-02-12 Hongtao Jiang System and method for data transition control in a multirate communication system
US7319705B1 (en) 2002-10-22 2008-01-15 Marvell International Ltd. Programmable pre-emphasis circuit for serial ATA
US7386084B2 (en) 2002-11-06 2008-06-10 Broadcom Corporation Method and system for pattern-independent phase adjustment in a clock and data recovery (CDR) circuit
DE10358584A1 (de) 2002-12-30 2004-07-15 Robert Bosch Gmbh Verfahren und Vorrichtung zum Aufwecken von Teilnehmern eines Bussystems und entsprechender Teilnehmer
US7164274B2 (en) 2003-06-11 2007-01-16 Broadcom Corporation Cable diagnostics using time domain reflectometry and applications using the same
CN100514946C (zh) 2003-08-04 2009-07-15 爱德万测试株式会社 测试方法、通信元件及测试系统
US20050063116A1 (en) 2003-09-24 2005-03-24 Dave Rotheroe Power cord with monitor circuit
GB2407006A (en) 2003-10-08 2005-04-13 Sony Uk Ltd Communicating streamed payload data and packet based auxiliary data
KR100550796B1 (ko) 2003-12-11 2006-02-08 주식회사 하이닉스반도체 반도체 메모리 소자의 데이터 전송 장치 및 그 제어 방법
US7920601B2 (en) 2003-12-19 2011-04-05 Gentex Corporation Vehicular communications system having improved serial communication
EP1553713A1 (en) 2004-01-09 2005-07-13 Thomson Multimedia Broadband Belgium Time synchronizing device and process and associated products
US7417949B2 (en) 2004-11-19 2008-08-26 Cisco Technology, Inc. Closed loop method and apparatus for throttling the transmit rate of an ethernet media access controller
US7558348B1 (en) 2005-01-24 2009-07-07 Nvidia Corporation Radio frequency antenna system and high-speed digital data link to reduce electromagnetic interference for wireless communications
US7245129B2 (en) 2005-02-14 2007-07-17 Texas Instruments Incorporated Apparatus for and method of cable diagnostics utilizing time domain reflectometry
US8351409B2 (en) * 2005-04-22 2013-01-08 Axiometric, Llc Timing synchronization in wireless mesh networks
US20070008011A1 (en) 2005-06-29 2007-01-11 Paulette Thurston Distributed power and clock management in a computerized system
CN1866803B (zh) 2005-09-13 2012-05-30 华为技术有限公司 一种在以太网设备中解决时钟同步的方法
US7282965B2 (en) * 2005-09-29 2007-10-16 Matsushita Electric Industrial Co., Ltd. Signal detection circuit capable of automatically adjusting threshold value
US20070121624A1 (en) 2005-11-30 2007-05-31 Kimbrough Mahlon D Method and system of network clock generation with multiple phase locked loops
US7906973B1 (en) 2006-06-09 2011-03-15 Marvell International Ltd. Cable tester
KR101275796B1 (ko) 2006-07-25 2013-06-18 삼성전자주식회사 전송 라인 드라이버 및 이를 포함하는 직렬 인터페이스데이터 전송 장치
US7636317B2 (en) 2006-11-20 2009-12-22 Veriwave, Inc. Communications test system with multilevel scheduler
US7779282B2 (en) 2006-12-29 2010-08-17 Intel Corporation Maintaining network connectivity while operating in low power mode
US8081625B2 (en) 2007-02-01 2011-12-20 Broadcom Corporation Method and system for utilizing a 10/100/1G/10G base-T PHY device for single channel and shared channel networks
US8243752B2 (en) 2007-04-04 2012-08-14 Marvell World Trade Ltd. Long-reach ethernet for 1000BASE-T and 10GBASE-T
JP4946662B2 (ja) 2007-06-28 2012-06-06 沖電気工業株式会社 光クロック信号再生装置、光クロック信号再生方法
CN100588273C (zh) 2007-09-11 2010-02-03 电子科技大学 用于网络线缆故障测试的方法及其装置
US7764554B2 (en) 2008-03-03 2010-07-27 Micron Technology, Inc. I/O circuit with phase mixer for slew rate control
US7957283B2 (en) 2008-06-24 2011-06-07 Lantiq Deutschland Gmbh Multi-port ethernet transceiver
WO2010089719A1 (en) 2009-02-08 2010-08-12 Mobileaccess Networks Ltd. Communication system using cables carrying ethernet signals
US8201005B2 (en) 2009-03-17 2012-06-12 Intel Corporation Negotiating a transmit wake time
JP2010226406A (ja) 2009-03-24 2010-10-07 Hitachi Ltd 伝送装置
US9413551B2 (en) 2009-06-23 2016-08-09 Broadcom Corporation Method and system for network communications via a configurable multi-use Ethernet PHY
US8644349B2 (en) 2009-06-23 2014-02-04 Telefonaktiebolaget L M Ericsson (Publ) Clock recovery in a system which transports TDM data over a packet-switched network
US8769082B2 (en) 2009-07-24 2014-07-01 Broadcom Corporation Method and system for PHY initiated wake-up in energy efficient ethernet networks
US8576930B2 (en) 2009-07-31 2013-11-05 Stmicoelectronics S.R.L. Receiver for signal communication apparatus and related signal communication apparatus
JP5308969B2 (ja) 2009-09-04 2013-10-09 日立アプライアンス株式会社 空気調和システムの通信方法
JP5564393B2 (ja) 2010-10-06 2014-07-30 株式会社日立製作所 受動光網システム
US9674317B2 (en) 2011-02-10 2017-06-06 Marvell World Trade Ltd. Multi-clock PHY preamble design and detection
EP2498398B1 (en) 2011-03-07 2019-10-30 Nxp B.V. Amplifier circuit and method
KR101460692B1 (ko) 2011-06-09 2014-11-13 삼성전자주식회사 2차원 트랜스듀서-어레이를 구동시키는 장치, 의료영상시스템 및 2차원 트랜스듀서-어레이를 구동시키는 방법
US9219560B2 (en) 2011-10-25 2015-12-22 Cavium, Inc. Multi-protocol SerDes PHY apparatus
KR101283213B1 (ko) 2011-12-15 2013-07-05 현대자동차주식회사 차량용 이더넷 통신 네트워크 운영관리 시스템 및 그 방법
US8618843B2 (en) 2011-12-21 2013-12-31 Ati Technologies Ulc High speed serial input/output bus voltage mode driver with tunable amplitude and resistance
US8774016B2 (en) 2012-03-01 2014-07-08 Micrel, Inc. Ethernet communication device with reduced EMI
US20130329773A1 (en) 2012-06-08 2013-12-12 Agency For Science, Technology And Research Receiver and method of controlling a receiver
US9501443B2 (en) 2012-06-27 2016-11-22 Freescale Semiconductor, Inc. Differential line driver circuit and method therefor
US20140073352A1 (en) * 2012-09-11 2014-03-13 Qualcomm Incorporated Method for precise location determination
JP5728459B2 (ja) * 2012-11-09 2015-06-03 株式会社デンソー 通信システム
US8879586B2 (en) 2012-12-20 2014-11-04 Broadcom Corporation Inband timestamping
US9411394B2 (en) 2013-03-15 2016-08-09 Seagate Technology Llc PHY based wake up from low power mode operation
US9140639B2 (en) 2013-03-15 2015-09-22 Particles Plus, Inc. Pulse scope for particle counter
US9667370B2 (en) 2013-09-05 2017-05-30 Avago Technologies General Ip (Singapore) Pte. Ltd. Communication device with peer-to-peer assist to provide synchronization
US9277515B2 (en) 2013-11-04 2016-03-01 Samsung Electronics Co., Ltd Precise time tagging of events over an imprecise link
US9106467B2 (en) 2013-11-08 2015-08-11 Intel Corporation Backchannel communications for initialization of high-speed networks
US9419598B2 (en) 2013-11-26 2016-08-16 Rambus Inc. In-situ delay element calibration
US9696361B1 (en) 2013-12-11 2017-07-04 Marvell International Ltd. Method and apparatus for analyzing features or characteristics of a cable in a network
KR102108831B1 (ko) 2014-01-22 2020-05-28 삼성전자주식회사 저전력을 위해 피지컬 레이어의 웨이크업 신호를 라우트할 수 있는 장치, 이의 동작 방법, 및 상기 장치를 포함하는 데이터 처리 시스템
US9672186B2 (en) 2014-06-20 2017-06-06 Nxp Usa, Inc. Electronic monitoring device having wake-up for daisy chain
US9628082B1 (en) 2014-07-01 2017-04-18 Xilinx, Inc. Strength-adjustable driver
US9467303B2 (en) 2014-09-26 2016-10-11 Linear Technology Corporation Controller area network bus transmitter with complementary source follower driver
US9454212B1 (en) 2014-12-08 2016-09-27 Western Digital Technologies, Inc. Wakeup detector
CN204392278U (zh) 2014-12-08 2015-06-10 上海机电工程研究所 一种can总线冗余电路
JP6594732B2 (ja) 2015-01-20 2019-10-23 パナソニック インテレクチュアル プロパティ コーポレーション オブ アメリカ 不正フレーム対処方法、不正検知電子制御ユニット及び車載ネットワークシステム
US9860072B2 (en) 2015-05-12 2018-01-02 Linear Technology Corporation System with sleep and wake up control over DC path
WO2017008842A1 (en) 2015-07-14 2017-01-19 Sony Corporation Method and apparatus for traffic pattern dependent access coordination to a shared transmission medium
US20170046298A1 (en) 2015-08-11 2017-02-16 Mediatek Inc. Asynchronous first-in first-out buffer apparatus with active rate control and dynamic rate compensation and associated network device using the same
US9654158B2 (en) * 2015-10-20 2017-05-16 The Aerospace Corporation Circuits and methods for reducing an interference signal that spectrally overlaps a desired signal
US10447493B2 (en) 2016-07-26 2019-10-15 Honeywell International Inc. MAC and physical layer techniques for enabling communications on shared physical medium with multi-drop capability
US11055615B2 (en) 2016-12-07 2021-07-06 Arilou Information Security Technologies Ltd. System and method for using signal waveform analysis for detecting a change in a wired network
US10296286B2 (en) 2016-12-13 2019-05-21 EVA Automation, Inc. Maintaining coordination following a wireless reset
US10372657B2 (en) 2016-12-26 2019-08-06 Intel Corporation Bimodal PHY for low latency in high speed interconnects
WO2018199652A1 (ko) 2017-04-26 2018-11-01 엘지전자 주식회사 무선 통신 시스템에서 wake up 신호를 수신하는 방법 및 장치
US10120406B1 (en) 2017-04-27 2018-11-06 Microchip Technology Incorporated Adaptive common mode dimmer
US10613607B2 (en) 2017-12-12 2020-04-07 Texas Instruments Incorporated Signal powered energy detect and wakeup system
KR102524290B1 (ko) 2017-12-26 2023-04-21 현대자동차주식회사 이더넷 스위치, 차량 내 네트워크 구성 방법 및 차량
US10925097B2 (en) 2018-01-19 2021-02-16 Canova Tech S.r.l. Method for preventing physical collision on ethernet multidrop networks
US11343712B2 (en) * 2018-02-09 2022-05-24 Lg Electronics Inc. V2X communication device and V2X communication method of V2X communication device
US11272543B2 (en) 2018-02-21 2022-03-08 Nxp B.V. Physical layer device that connects to a shared media and method for operating a physical layer device that connects to a shared media
US20190268941A1 (en) 2018-02-25 2019-08-29 Nxp B.V. Method and system for controlling access to a communications medium
DE102018105007B4 (de) 2018-03-05 2019-10-17 Volkswagen Aktiengesellschaft Verfahren zur Übertragung von Daten über einen Kommunikationskanal, entsprechend ausgelegte Vorrichtung und Kommunikationsschnittstelle sowie entsprechend ausgelegtes Computerprogramm
US10952243B2 (en) 2018-04-10 2021-03-16 Nio Usa, Inc. Method, system and device for network communications within a vehicle
KR102589373B1 (ko) 2018-05-15 2023-10-19 현대자동차주식회사 차량 네트워크에서 통신 노드의 웨이크업 방법 및 장치
US10868765B2 (en) 2018-05-25 2020-12-15 Microchip Technology Incorporated Shaping traffic on PLCA-enabled 10SPE networks
KR20190134337A (ko) 2018-05-25 2019-12-04 현대자동차주식회사 차량 네트워크에서 통신 노드의 선택적 웨이크업 방법 및 장치
US10999099B2 (en) 2018-08-27 2021-05-04 Nxp B.V. Physical layer device and method for operating a physical layer device
US11233750B2 (en) 2018-10-29 2022-01-25 Hyundai Motor Company Method and apparatus for allocating transmission opportunities in vehicle network
US10998685B2 (en) 2018-11-08 2021-05-04 Cisco Technology, Inc. Single pair ethernet connector system
US10684977B1 (en) 2019-01-14 2020-06-16 Sigmasense, Llc. Low voltage drive circuit with bus isolation and methods for use therewith
US11323548B2 (en) 2019-01-20 2022-05-03 Arilou Information Security Technologies Ltd. System and method for data compression based on data position in frames structure
KR102704176B1 (ko) 2019-03-15 2024-09-06 현대자동차주식회사 차량 네트워크에서 웨이크업 신호의 송수신을 위한 방법 및 장치
US11405127B2 (en) 2019-04-25 2022-08-02 Microchip Technology Incorporated Changing a master node in a wired local area network and related systems, methods, and devices
CN115022117B (zh) 2019-05-03 2024-07-23 微芯片技术股份有限公司 仿真有线局域网中的冲突以及相关系统、方法和设备
US11815976B2 (en) 2019-05-22 2023-11-14 Qualcomm Incorporated Bandwidth based power management for peripheral component interconnect express devices
US10863386B1 (en) 2019-09-17 2020-12-08 Cisco Technology, Inc. State machine handling at a proxy node in an ethernet-based fronthaul network
US11432238B2 (en) 2020-03-04 2022-08-30 Nxp B.V. Transceiver-based handshake/power-reduction
WO2021195663A1 (en) 2020-03-24 2021-09-30 Microchip Technology Incorporated Low connection count interface wake source communication according to 10spe local and remote wake and related systems, methods, and devices

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6735217B1 (en) * 1998-09-15 2004-05-11 Tut Systems, Inc. Method and apparatus for detecting collisions on a network using multi-cycle waveform pulses
US6973094B1 (en) * 2000-09-29 2005-12-06 Broadcom Corporation Packet-switched multiple-access network system with distributed fair priority queuing
US8935125B1 (en) * 2011-02-25 2015-01-13 Smsc Holdings S.A.R.L. Internal cable calibration and compensation
US20180262526A1 (en) * 2017-03-08 2018-09-13 Robert Bosch Gmbh Method to Mitigate Timing Based Attacks on Key Agreement Schemes over Controller Area Network

Also Published As

Publication number Publication date
CN112423403A (zh) 2021-02-26
US11665020B2 (en) 2023-05-30
US20210058269A1 (en) 2021-02-25
DE112020003988T5 (de) 2022-05-05
JP2022544828A (ja) 2022-10-21
KR20220048480A (ko) 2022-04-19
JP7674337B2 (ja) 2025-05-09
KR102923068B1 (ko) 2026-02-06

Similar Documents

Publication Publication Date Title
US11665020B2 (en) Detecting collisions on a network
US11121782B2 (en) Diagnosing cable faults within a network
US20220416992A1 (en) Physical layer to link layer interface and related systems, methods and devices
KR102889375B1 (ko) 이더넷 인터페이스 및 관련 시스템들, 방법들 및 디바이스들
JP2022547406A (ja) シングルペアイーサネットネットワークの物理層のためのコントローラでのウェイク検出、並びに関連するシステム、方法、及びデバイス
US8825935B2 (en) Pattern detection for partial networking
US11374731B2 (en) Fast initial phase search for digital clock and data recovery and related systems, devices, and methods
JP2014511068A (ja) Canバスモジュールおよび自動速度検出を有するマイクロコントローラ
US11016925B2 (en) Protocol-tolerant communications in controller area networks
WO2020226685A1 (en) Media access for time-sensitive and best efforts data packets, and related systems, methods and devices
KR20250174062A (ko) 물리 계층의 수신 데이터 경로에 미리 결정된 패턴에 대응하는 데이터의 부분의 존재 표시
Sun A Half-duplex Synchronous Serial Fieldbus S^ sup 2^ CAN with Multi-host Structure

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 20760733

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2022510907

Country of ref document: JP

Kind code of ref document: A

ENP Entry into the national phase

Ref document number: 20227009586

Country of ref document: KR

Kind code of ref document: A

122 Ep: pct application non-entry in european phase

Ref document number: 20760733

Country of ref document: EP

Kind code of ref document: A1