WO2020228468A1 - 降低功率器件反向恢复电流的栅极驱动电路 - Google Patents
降低功率器件反向恢复电流的栅极驱动电路 Download PDFInfo
- Publication number
- WO2020228468A1 WO2020228468A1 PCT/CN2020/084856 CN2020084856W WO2020228468A1 WO 2020228468 A1 WO2020228468 A1 WO 2020228468A1 CN 2020084856 W CN2020084856 W CN 2020084856W WO 2020228468 A1 WO2020228468 A1 WO 2020228468A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- voltage
- power device
- diode
- tube
- reverse recovery
- Prior art date
Links
- 238000011084 recovery Methods 0.000 title claims abstract description 79
- 238000001514 detection method Methods 0.000 claims abstract description 34
- 238000007667 floating Methods 0.000 claims description 12
- 230000001939 inductive effect Effects 0.000 abstract description 4
- 238000005516 engineering process Methods 0.000 description 12
- 238000000034 method Methods 0.000 description 12
- 239000000969 carrier Substances 0.000 description 10
- 238000010586 diagram Methods 0.000 description 10
- 230000015556 catabolic process Effects 0.000 description 6
- 230000008569 process Effects 0.000 description 5
- 230000003071 parasitic effect Effects 0.000 description 3
- 230000006798 recombination Effects 0.000 description 3
- 208000032750 Device leakage Diseases 0.000 description 2
- 102100038576 F-box/WD repeat-containing protein 1A Human genes 0.000 description 2
- 101001030691 Homo sapiens F-box/WD repeat-containing protein 1A Proteins 0.000 description 2
- 101000709368 Mus musculus S-phase kinase-associated protein 2 Proteins 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000000605 extraction Methods 0.000 description 2
- 229910001385 heavy metal Inorganic materials 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000005457 optimization Methods 0.000 description 2
- 230000005855 radiation Effects 0.000 description 2
- 238000005215 recombination Methods 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 238000009825 accumulation Methods 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000000725 suspension Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/08—Modifications for protecting switching circuit against overcurrent or overvoltage
- H03K17/081—Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit
- H03K17/08104—Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit in field-effect transistor switches
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K2217/00—Indexing scheme related to electronic switching or gating, i.e. not by contact-making or -breaking covered by H03K17/00
- H03K2217/0081—Power supply means, e.g. to the switch driver
Definitions
- the invention discloses a gate drive circuit for reducing the reverse recovery current of a power device, relates to a monolithic integrated circuit (Monolithic IC) gate drive technology, and belongs to the technical field of basic electronic circuits.
- Formula 1 shows that the on-resistance is limited by the breakdown voltage, which is called the "silicon limit", that is, the power device requires high withstand voltage and cannot achieve low on-resistance.
- the super junction MOS tube meets the high withstand voltage (above 600V) on the same chip area while greatly reducing the on-resistance.
- the relationship between the on-resistance R on and the breakdown voltage V B of super junction MOS transistors is (see document: Chen Xingbi. Superjunction device power electronics technology[J],Power Electronics,2008,42(12):2-7 .):
- the parasitic body diode in the super-junction MOS tube plays a role of freewheeling during its operation and protects the super-junction MOS tube from reverse electromotive force breakdown.
- the reverse recovery current of the parasitic body diode is extremely large.
- the N-type super junction MOS tube is shown in Figure 2.
- the PN junction columnar structure in the super junction structure brings two serious consequences to the internal parasitic body diode: First, the PN junction area is much larger than that of the traditional power MOS tube.
- the LIGBT structure does not have a body diode, so an anti-parallel freewheeling diode is required to provide a freewheeling path. Similarly, the reverse recovery current of the freewheeling diode is also very large.
- the double-pulse test waveform of the super junction MOS tube is shown in Figure 3.
- the reverse recovery current spike of the freewheeling diode is very large, causing the body diode to produce large power consumption or even burn out during the reverse recovery process.
- PN junction diode Compared with the body diode of super junction MOS tube or other power device body diode, PN junction diode has very small reverse recovery current.
- the reverse recovery current generation process of the PN junction diode is shown in Figure 4.
- the PN junction diode When the PN junction diode is forward-biased, the multi-child holes in the P+ region flow to the N+ region, and the multi-electrons in the N+ region flow to the P+ region and enter the P+ region.
- the electrons and the holes entering the N+ region become the minority carriers in this region respectively, that is, the unbalanced minority carriers increase at this time.
- the phenomenon of the accumulation of unbalanced minority carriers during forward conduction is usually called the charge storage effect.
- the unbalanced minority carriers will gradually decrease in two ways: First, under the action of the reverse electric field, the electrons in the P+ region are pulled back to the N+ region, and the holes in the N+ region are pulled back to the P+ region to form Reverse recovery current, that is, minority carrier extraction occurs; the second is recombination with majority carriers.
- the reverse recovery current formed by the minority carrier extraction is very small, so the PN junction diode and the super junction MOS tube body diode In comparison, the reverse recovery current is very small.
- the freewheeling diode adopts a Schottky structure.
- the Schottky diode has multiple sons participating in conduction, and there is no minority carrier storage and recombination effect, so there is no minority
- this technology needs to add an additional layer, the process technology requirements are high, and the cost will increase.
- the source of the high-side super junction MOS transistor T1 and the high-side floating ground Add a resistor and diode parallel network between the VS terminals.
- One end of the resistor R1 is connected to the anode of the ordinary diode D1 and the source of the high-side super junction MOS transistor T1.
- the other end of the resistor R1 is connected to the cathode of the ordinary diode D1.
- Side suspended ground VS. Connect the gate of the high-side super junction MOS tube directly to the high-side floating ground VS, and add an inductor L1 as an inductive load between the bus voltage V BUS and the high-side floating ground VS.
- a double pulse waveform is added to the gate of the low-side super junction MOS transistor T2.
- the low-side super junction MOS transistor T2 is turned off, and the inductor L1 generates freewheeling
- the current I L and the freewheeling current I L flow to the source of the high-side super junction MOS transistor T1, thereby forming a voltage drop across the resistor R1.
- This voltage drop is the gate-source voltage Vgs of the high-side super junction MOS transistor T1.
- the resistance of the resistor R1 is very large.
- the purpose is to make the voltage drop Vgs across the resistor greater than the turn-on voltage VTH of the high-side super junction MOS transistor T1, so that the channel of the high-side super junction MOS transistor T1 is turned on and the freewheeling current IL flows through
- the conductive channel of the high-side super junction MOS transistor T1 has almost no freewheeling current on the body diode FWD1, so there is almost no reverse recovery current Irr in the body diode FWD1.
- the ordinary diode D1 begins to conduct after the low-side super junction MOS transistor T2 is turned on.
- the equivalent on-resistance of the ordinary diode D1 is very small compared with the large resistance R1, and the large resistance R1 is basically ignored under the condition of parallel connection.
- the conduction voltage of the diode D1 is reduced, that is, the ordinary diode D1 connected in parallel at both ends of the resistor can eliminate the influence of the large resistor R1 on the voltage of the high-side floating ground VS at this time.
- This method reduces the problem of excessive body diode reverse recovery current, it brings another serious problem.
- the excessively high resistance R1 makes the high-side floating ground VS end at the first gate of the low-side super junction MOS transistor T2. When the two pulses fall, a larger overshoot voltage is generated, as shown at time t4 in Figure 5(b). The overshoot voltage will have a greater impact on the performance and reliability of the power device.
- the purpose of the present invention is to address the shortcomings of the above-mentioned background technology and provide a gate drive circuit that reduces the reverse recovery current of a power device.
- the freewheeling current flows through the conductive channel of the power device instead of the freewheeling diode of the power device, thus realizing freewheeling
- the recovery current generated by the diode is extremely small, which solves the technical problem that the drive circuit that reduces the reverse recovery current of the body diode through the resistor-diode parallel structure generates an overshoot voltage at the gate of the low-voltage side super junction MOS transistor due to excessive resistance.
- High-voltage LDMOS tube its drain and the drain of the power device are connected to the bus voltage, and its gate and the gate of the power device are connected to the output of the drive circuit.
- the first diode has its anode connected to the source of the high-voltage LDMOS tube, and its cathode is grounded together with the source of the power device,
- the switch tube connected in series with the source of the high-voltage LDMOS tube has its current input terminal and the source of the power device grounded together, and its current output terminal is connected to the source of the high-voltage LDMOS tube.
- the voltage detection circuit whose input terminal is connected to the current output terminal of the switch tube, outputs a detection value after detecting the conduction voltage drop of the switch tube,
- one input terminal is connected to the input signal after the analog-to-digital processing of the previous stage circuit, and the other input terminal is connected to the output terminal of the voltage detection circuit, and,
- the driving circuit has its input terminal connected to the output terminal of the OR gate, and outputs a driving signal that the power device and the high-voltage LDMOS tube are both turned on when the switch tube is turned on.
- the switch tube connected in series with the source of the high-voltage LDMOS tube is a second diode connected in anti-parallel to the two poles of the first diode.
- the switch tube connected in series with the source of the high-voltage LDMOS tube is a low-voltage MOS tube with a body diode in anti-parallel connection.
- the gate of the low-voltage MOS tube and the power device The gates of the low-voltage MOS transistors are connected to the output terminal of the driving circuit, the drain of the low-voltage MOS transistor is connected to the source of the high-voltage LDMOS transistor, and the source of the low-voltage MOS transistor and the source of the power device are jointly grounded.
- the gate drive circuit that reduces the reverse recovery current of the power device is used to drive the high-voltage side power device
- the source of the power device, the cathode of the first diode, and the current input end of the switch tube are connected to the high-voltage side suspension. Ground.
- the gate drive circuit that reduces the reverse recovery current of the power device when used to drive the low-side power device, the source of the power device, the cathode of the first diode, and the current input end of the switch tube are commonly connected to the input signal Ground.
- the voltage detection circuit includes: a reference circuit, a first resistor, a second resistor, and a voltage comparator.
- One end of the second resistor is connected to the current output terminal of the switch tube ,
- the other end of the second resistor and one end of the first resistor are both connected to the non-inverting end of the voltage comparator, the other end of the first resistor is connected to a reference voltage output by the reference circuit, and the reverse end of the voltage comparator is connected to the output of the reference circuit
- the voltage comparator outputs the detected value after detecting the conduction voltage drop of the switch tube.
- the two reference voltages output by the reference circuit satisfy:
- V 1 and V 2 are the reference voltages output to the reverse and non-inverting terminals of the voltage comparator
- V d is the node potential of the cathode when the diode is turned on
- V d -0.7V
- R 1 and R 2 are respectively Is the resistance of the first resistor and the second resistor.
- the two reference voltages generated by the reference circuit in the voltage detection circuit are 3.8V and 5V, respectively.
- the resistance values of the first resistor and the second resistor satisfy: This constraint.
- the resistance of the resistor R2 is twice that of the resistor R1.
- Figure 1 is a structural diagram of a monolithic integrated circuit with an internal integrated power device.
- Figure 2 is a structural diagram of an N-type super junction MOS tube.
- Figure 3 is a waveform diagram of the double pulse test of a super junction MOS tube.
- Figure 4 is a diagram showing the process of generating reverse recovery current for a PN junction diode.
- Fig. 5(a) is a schematic diagram of a circuit for reducing the reverse recovery current of a super junction MOS tube in the prior art.
- Figure 5(b) is a waveform diagram of the large overshoot voltage generated at the VS terminal of the high-side floating ground in Figure 5(a).
- Fig. 6 is a structural block diagram of a circuit for reducing reverse recovery current of a power device proposed by the present invention.
- Fig. 7 is an embodiment of a circuit for reducing reverse recovery current of a power device proposed by the present invention.
- FIG. 8 is another embodiment of the circuit for reducing the reverse recovery current of the power device proposed by the present invention.
- Fig. 9(a) is a working waveform diagram of the conventional circuit structure of Fig. 1.
- Fig. 9(b) is a working waveform diagram of the circuit structure shown in Fig. 8.
- the circuit for reducing the reverse recovery current of the power device proposed by the present invention is shown in Figure 6.
- the previous stage circuit, the first power stage circuit, the OR gate, and the high-side drive circuit form a high-side channel.
- the front-stage circuit, the second power-stage circuit, the OR gate, and the low-side drive circuit form a low-side channel.
- the structure and working principle of the first and second power stage circuits are exactly the same, so only the working principle and characteristics of the first power stage circuit are analyzed.
- the first power stage circuit outputs a high level, and is processed by the OR gate together with the output signal of the previous stage circuit.
- the OR gate is output to the high-side drive circuit, and the output signal of the high-side drive circuit turns on the first In the conductive channel of the power device M1, the freewheeling current flows through the conductive channel instead of the freewheeling diode at this time.
- the freewheeling diode generates a very low reverse recovery current, which reduces the reverse recovery current of the power device.
- Specific embodiment 1 The purpose of reducing the reverse recovery current of the power device is achieved by a high-voltage LDMOS tube connected to the high-voltage side power device with a common drain and common gate and an ordinary diode connected in reverse series with the high-voltage LDMOS tube.
- the first power stage circuit of the high-side channel is shown in Figure 7, including: high-voltage LDMOS tube M3, diode D1, diode D2 and voltage detection circuit, the drain of the high-voltage LDMOS tube M3 is connected to the bus voltage V BUS , and the gate of the high-voltage LDMOS tube M3 Connect to the output HO of the high-side drive circuit, the anode of diode D2 is connected to the high-side floating ground VS, the cathode of diode D2 and the source of the high-voltage LDMOS tube M3 are connected to the input terminal IN of the voltage detection circuit, and the second power device M2 is turned off After that, the freewheeling current generated by the inductive load flows through the diode D2, the diode D2 is turned on, and the voltage detection circuit detects the conduction voltage drop of the diode D2 and then outputs a high level signal OUT to the input terminal IN2 of the OR gate, a high level signal OUT and the signal output from the
- the diode D2 changes from the on state to the off state. At this time, the reverse recovery current generated by the ordinary diode D2 is very small compared with the power device, that is, the purpose of reducing the reverse recovery current of the power device is achieved. .
- the voltage detection circuit in the high-side channel is shown in Figure 7, including: a reference circuit, resistor R1, resistor R2, and a voltage comparator.
- a reference voltage generated by the reference circuit is connected to the inverting terminal of the voltage comparator.
- the other reference voltage is connected to one end of resistor R1.
- the other end of resistor R1 and one end of resistor R2 are connected to the positive phase end of the voltage comparator.
- the other end of resistor R2 serves as the input terminal IN of the voltage detection circuit and the cathode of diode D2.
- the output terminal of the voltage comparator is used as the output terminal of the voltage detection circuit, and the output OUT of the voltage detection circuit is connected to the input terminal IN2 of the subsequent logic OR gate.
- the second power stage circuit of the low-side channel is shown in Figure 7, including: high-voltage LDMOS tube M4, diode D5, diode D6 and voltage detection circuit, the drain of the high-voltage LDMOS tube M4 is connected to the high-side floating ground VS, and the gate of the high-voltage LDMOS tube M4 The pole is connected to the output LO of the low-side drive circuit, the anode of the diode D6 is grounded, and the cathode of the diode D6 and the source of the high-voltage LDMOS tube M4 are connected to the input terminal IN of the voltage detection circuit.
- the inductive load flows through the diode D6, the diode D6 is turned on, and the voltage detection circuit detects the voltage drop of the diode D6 and then outputs a high-level signal OUT to the OR gate input terminal IN4.
- the high-level signal and the previous circuit output to The signal at the input terminal IN3 of the OR gate is logically OR processed to obtain the OR operation result that makes the output LO of the low-side drive circuit high, then the channel of the second power device M2 and the LDMOS tube M4 are turned on, and the freewheeling current flows from the conductive channel There is almost no freewheeling current flowing through the body diode of the high-voltage LDMOS tube M4 and the second power device M2, so the reverse recovery current generated by the body diode is very small.
- the diode D6 is The on state changes to the off state. At this time, the reverse recovery current generated by the ordinary diode D6 is very small compared with the power device, that is, the purpose of reducing the reverse recovery current of the power device is achieved.
- the voltage detection circuit in the low-side channel is shown in Figure 7, including: a reference circuit, resistor R3, resistor R4, and a voltage comparator.
- a reference voltage generated by the reference circuit is connected to the inverting terminal of the voltage comparator.
- Another reference voltage is connected to one end of the resistor R3, the other end of the resistor R3 and one end of the resistor R4 are connected to the positive phase end of the voltage comparator, and the other end of the resistor R4 is used as the input terminal IN of the voltage detection circuit and the cathode of the diode D6
- the output terminal of the voltage comparator is used as the output terminal of the voltage detection circuit, and the output OUT of the voltage detection circuit is connected to the input terminal IN4 of the subsequent logic OR gate logic.
- the function of the diode D1 is to provide a conductive path for the voltage detection circuit when the high-voltage LDMOS tube M3 and the diode D2 are turned off at the same time;
- diode D6 When diode D6 is turned off at the same time, it provides a conductive path for the voltage detection circuit.
- the two reference voltages generated by the reference circuit in the voltage detection circuit meet:
- the two reference voltages generated by the reference circuit in the voltage detection circuit are 3.8V and 5V respectively, the resistance of the resistor R2 is twice that of the resistor R1, and the resistance of the resistor R4 is twice that of the resistor R3.
- the freewheeling current generated in the load inductance first flows through the diode D2, and the diode D2 is turned on.
- the cathode of the diode D2 the potential of the node Vd, is the potential of the high-side floating ground VS minus 0.7V , That is, the potential of node Vd is -0.7V, and the negative voltage of node Vd -0.7V cannot be directly connected to the positive phase terminal of the voltage comparator.
- the negative voltage is raised to the input range of the voltage comparator by the divided voltage of R1 and R2 Inside, the resistance of resistor R2 is twice that of resistor R1.
- the reference circuit provides two reference voltages of 5V and 3.8V.
- the non-inverting terminal voltage V+ of the comparator can be calculated by the following resistor divider formula:
- the voltage of the node V- is 3.8V, that is, the reference voltage of 3.8V is connected to the inverting terminal of the voltage comparator.
- the latter-stage voltage comparator detects the conduction voltage of the diode D2, it outputs a high-level signal to one end of the OR gate and inputs IN2.
- the high-level signal IN2 and the previous-stage signal IN1 are used as the two inputs of the OR gate, and the OR gate output signal makes The output HO of the high-side drive circuit is high, so that the channels of the first power device M1 and the high-voltage LDMOS tube M3 are turned on, the freewheeling current flows through the conductive channel, and the freewheeling current hardly passes through the body diode D3 and the first The freewheeling diode of a power device, at this time, there is almost no reverse recovery current in the body diode; after the second power device M2 is turned on, the diode D2 changes from the on state to the off state, and the diode D2 generates a lower reverse recovery current.
- the function of the diode D1 is to provide a conductive path for the voltage detection circuit when the first power device M1, the high-voltage LDMOS tube M3, and the diode D2 are turned off. That is, in this embodiment, the circuit makes the freewheeling current flow through the conduction channel of the power device instead of the freewheeling diode.
- the freewheeling diode hardly generates reverse recovery current, but ordinary diodes generate lower reverse recovery current. , That is, replacing the extremely high reverse recovery current of the freewheeling diode in the power device with the lower reverse recovery current of the ordinary diode, so as to achieve the purpose of reducing the reverse recovery current of the power device.
- the purpose of reducing the reverse recovery current of the power device is achieved by a high-voltage LDMOS tube connected to the high-voltage side power device with a common drain and a gate and a low-voltage MOS tube connected in series with the high-voltage LDMOS tube.
- FIG 8. Another circuit for reducing the reverse recovery current of a power device proposed by the present invention is shown in Figure 8.
- the structure, working principle and characteristics of the first and second power stage circuits are exactly the same, so only the first power is analyzed.
- the characteristics of the working principle of the first-level circuit, the first power-level circuit includes: a high-voltage LDMOS tube M3, a low-voltage MOS tube M4, a diode D1 and a voltage detection circuit.
- the voltage detection circuit includes: a reference circuit, resistors R1, R2, and a voltage comparator.
- the freewheeling current generated in the load inductance first flows through the body diode D4 of the low-voltage MOS tube M4 and the body diode D3 of the high-voltage LDMOS tube M3, and the body diode D4 of the low-voltage MOS tube M4 is turned on.
- the potential of node Vd is the potential of the high-side floating ground VS minus 0.7V, that is, the potential of node Vd is -0.7V, and the negative voltage of node Vd -0.7V cannot be directly connected to the positive phase terminal of the voltage comparator
- the voltage divider circuit R1 and R2 is used to raise the negative voltage to the input range of the voltage comparator.
- the resistance of the resistor R2 is twice that of the resistor R1.
- the reference circuit provides two reference voltages of 5V and 3.8V.
- the non-inverting terminal voltage V+ can be calculated by the following resistor divider formula:
- the voltage of the node V- is 3.8V, that is, the reference voltage of 3.8V is connected to the inverting terminal of the voltage comparator.
- the latter-stage voltage comparator detects the conduction voltage of the diode D2, it outputs a high-level signal to one end of the OR gate and inputs IN2.
- the high-level signal IN2 and the previous-stage signal IN1 are used as the two inputs of the OR gate, and the OR gate output signal makes The output HO of the high-side drive circuit is high, so that the channels of the first power device M1, the high-voltage LDMOS tube M3, and the low-voltage MOS tube M4 are turned on, and the freewheeling current flows through the conductive channel, almost not through the body diode D3, D4 and the freewheeling diode in the first power device, at this time, there is almost no reverse recovery current in the body diode.
- the function of the diode D1 is to be the voltage when the first power device M1, the low voltage MOS tube M4 and its body diode D4 are turned off.
- the detection circuit provides a conductive path. That is, in this embodiment, this circuit also makes the freewheeling current flow through the conduction channel of the power device instead of the freewheeling diode, the freewheeling diode hardly generates reverse recovery current and no ordinary diode generates reverse recovery current, so The purpose of reducing the reverse recovery current of the power device is achieved.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Electronic Switches (AREA)
Abstract
Description
Claims (8)
- 降低功率器件反向恢复电流的栅极驱动电路,其特征在于,包括:高压LDMOS管,其漏极和功率器件的漏极共同接母线电压,其栅极和功率器件的栅极共同接驱动电路的输出端,第一二极管,其阳极接高压LDMOS管的源极,其阴极与功率器件的源极共同接地,与高压LDMOS管源极串联的开关管,其电流输入端与功率器件的源极共同接地,其电流输出端接高压LDMOS管的源极,电压检测电路,其输入端接所述开关管的电流输出端,检测到开关管的导通压降后输出检测值,或门,其一输入端接经前级电路模数处理后的输入信号,其另一输入端接电压检测电路的输出端,及,驱动电路,其输入端接或门的输出端,输出所述开关管管导通时功率器件和高压LDMOS管均导通的驱动信号。
- 根据权利要求1所述降低功率器件反向恢复电流的栅极驱动电路,其特征在于,与高压LDMOS管源极串联的开关管为反并联在第一二极管两极的第二二极管。
- 根据权利要求1所述降低功率器件反向恢复电流的栅极驱动电路,其特征在于,与高压LDMOS管源极串联的开关管为反并联有体二极管的低压MOS管,所述低压MOS管的栅极和功率器件的栅极共同接驱动电路的输出端,低压MOS管的漏极接高压LDMOS管的源极,低压MOS管的源极和功率器件的源极共同接地。
- 根据权利要求1或2或3所述降低功率器件反向恢复电流的栅极驱动电路,其特征在于,该栅极驱动电路用于驱动高压侧功率器件时,功率器件的源极、第一二极管的阴极、开关管的电流输入端共同接高压侧悬浮地。
- 根据权利要求1或2或3所述降低功率器件反向恢复电流的栅极驱动电路,其特征在于,该栅极驱动电路用于驱动低压侧功率器件时,功率器件的源极、第一二极管的阴极、开关管的电流输入端共同接输入信号的地。
- 根据权利要求1或2或3所述降低功率器件反向恢复电流的栅极驱动电路,其特征在于,所述电压检测电路包括:基准电路、第一电阻、第二电阻、电压比较器,第二电阻的一端接开关管的电流输出端,第二电阻的另一端和第一电阻的一端均与电压比较器的同相端相连,第一电阻的另一端接基准电路输出的一路基准电压,电压比较器的反向端接基准电路输出的另一路基准电压,电压比较器检测到开关管的导通压降后输出检测值。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/044,623 US11152936B2 (en) | 2019-05-16 | 2020-04-15 | Gate drive circuit for reducing reverse recovery current of power device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910406222.6 | 2019-05-16 | ||
CN201910406222.6A CN110138367B (zh) | 2019-05-16 | 2019-05-16 | 降低功率器件反向恢复电流的栅极驱动电路 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2020228468A1 true WO2020228468A1 (zh) | 2020-11-19 |
Family
ID=67574454
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2019/105484 WO2020228202A1 (zh) | 2019-05-16 | 2019-09-11 | 降低功率器件反向恢复电流的栅极驱动电路 |
PCT/CN2020/084856 WO2020228468A1 (zh) | 2019-05-16 | 2020-04-15 | 降低功率器件反向恢复电流的栅极驱动电路 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2019/105484 WO2020228202A1 (zh) | 2019-05-16 | 2019-09-11 | 降低功率器件反向恢复电流的栅极驱动电路 |
Country Status (3)
Country | Link |
---|---|
US (1) | US11152936B2 (zh) |
CN (1) | CN110138367B (zh) |
WO (2) | WO2020228202A1 (zh) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110138367B (zh) * | 2019-05-16 | 2020-12-08 | 东南大学 | 降低功率器件反向恢复电流的栅极驱动电路 |
CN111693841B (zh) * | 2020-06-22 | 2022-12-02 | 沃尔特电子(苏州)有限公司 | Mosfet管耐受能力测试方法 |
CN114665707A (zh) * | 2020-12-23 | 2022-06-24 | 圣邦微电子(北京)股份有限公司 | 电机驱动电路 |
CN113410226A (zh) * | 2021-06-18 | 2021-09-17 | 苏州华太电子技术有限公司 | 一种集成功率级及其自校准的输出电流检测方法 |
CN113746464B (zh) * | 2021-09-03 | 2023-12-12 | 南京邮电大学 | 一种ldmos性能优化的自适应衬底电压调节电路 |
CN114123737A (zh) * | 2021-11-03 | 2022-03-01 | 哈尔滨工业大学(深圳) | 一种降低mosfet功率损耗的系统与方法 |
CN116207832B (zh) * | 2023-05-06 | 2023-07-25 | 拓尔微电子股份有限公司 | Boost充电电路、充电系统及电子设备 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101425746A (zh) * | 2007-09-28 | 2009-05-06 | 万国半导体股份有限公司 | 限制电流微分干扰的装置及方法 |
CN102904220A (zh) * | 2012-11-07 | 2013-01-30 | 东南大学 | 高压半桥驱动芯片的欠压保护方法及高压半桥电路 |
CN107493095A (zh) * | 2017-08-09 | 2017-12-19 | 东南大学 | 硅基igbt和碳化硅肖特基二极管混合的栅驱动系统 |
US10090751B1 (en) * | 2018-02-21 | 2018-10-02 | Ixys, Llc | Gate driver for switching converter having body diode power loss minimization |
CN110138367A (zh) * | 2019-05-16 | 2019-08-16 | 东南大学 | 降低功率器件反向恢复电流的栅极驱动电路 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5317413B2 (ja) * | 2007-02-06 | 2013-10-16 | 株式会社東芝 | 半導体スイッチおよび当該半導体スイッチを適用した電力変換装置 |
JP5169373B2 (ja) * | 2008-03-26 | 2013-03-27 | 三菱電機株式会社 | 半導体スイッチング装置及びその使用方法 |
US8253399B2 (en) * | 2008-11-18 | 2012-08-28 | Texas Instruments Incorporated | Reconfigurable regulator and associated method |
KR101449083B1 (ko) * | 2010-05-06 | 2014-10-13 | 엘에스산전 주식회사 | 스위칭 게이트 드라이브 |
DE102011076610A1 (de) * | 2010-06-04 | 2011-12-08 | Denso Corporation | Stromsensor, inverterschaltung und diese aufweisende halbleitervorrichtung |
CN101951147A (zh) * | 2010-08-18 | 2011-01-19 | 杭州奥能电源设备有限公司 | 一种有源交错并联零电压软开关电路 |
US8896131B2 (en) * | 2011-02-03 | 2014-11-25 | Alpha And Omega Semiconductor Incorporated | Cascode scheme for improved device switching behavior |
JP6221436B2 (ja) * | 2013-07-10 | 2017-11-01 | 富士電機株式会社 | 超接合mosfetとその製造方法およびダイオードを並列接続させた複合半導体装置 |
CN103944549A (zh) * | 2014-04-03 | 2014-07-23 | 南京航空航天大学 | 一种高可靠性mosfet驱动电路 |
JP6915351B2 (ja) * | 2017-04-05 | 2021-08-04 | 富士電機株式会社 | スイッチング素子駆動装置 |
CN107508473B (zh) * | 2017-07-13 | 2019-08-23 | 苏州博创集成电路设计有限公司 | 同步整流转换器 |
CN108599749B (zh) * | 2018-08-06 | 2023-09-08 | 杭州飞仕得科技股份有限公司 | 用于半桥电路门极保护的两极钳位电路及其应用 |
CN109495095B (zh) * | 2018-11-27 | 2022-08-30 | 黄山市祁门新飞电子科技发展有限公司 | 带保护功能的增强型GaN功率器件栅驱动电路 |
-
2019
- 2019-05-16 CN CN201910406222.6A patent/CN110138367B/zh active Active
- 2019-09-11 WO PCT/CN2019/105484 patent/WO2020228202A1/zh active Application Filing
-
2020
- 2020-04-15 WO PCT/CN2020/084856 patent/WO2020228468A1/zh active Application Filing
- 2020-04-15 US US17/044,623 patent/US11152936B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101425746A (zh) * | 2007-09-28 | 2009-05-06 | 万国半导体股份有限公司 | 限制电流微分干扰的装置及方法 |
CN102904220A (zh) * | 2012-11-07 | 2013-01-30 | 东南大学 | 高压半桥驱动芯片的欠压保护方法及高压半桥电路 |
CN107493095A (zh) * | 2017-08-09 | 2017-12-19 | 东南大学 | 硅基igbt和碳化硅肖特基二极管混合的栅驱动系统 |
US10090751B1 (en) * | 2018-02-21 | 2018-10-02 | Ixys, Llc | Gate driver for switching converter having body diode power loss minimization |
CN110138367A (zh) * | 2019-05-16 | 2019-08-16 | 东南大学 | 降低功率器件反向恢复电流的栅极驱动电路 |
Non-Patent Citations (1)
Title |
---|
SIYUAN YU ET AL.: "Gate Control Circuit for the LIGBT to Improve the Freewheeling Characteristics in Monolithic IC", PROCEEDINGS OF THE 31ST INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 23 May 2019 (2019-05-23), XP033574571, DOI: 20200629163025PX * |
Also Published As
Publication number | Publication date |
---|---|
WO2020228202A1 (zh) | 2020-11-19 |
CN110138367B (zh) | 2020-12-08 |
CN110138367A (zh) | 2019-08-16 |
US11152936B2 (en) | 2021-10-19 |
US20210218396A1 (en) | 2021-07-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2020228468A1 (zh) | 降低功率器件反向恢复电流的栅极驱动电路 | |
US20230327661A1 (en) | Cascode switches including normally-off and normally-on devices and circuits comprising the switches | |
US10454472B2 (en) | Bootstrap capacitor over-voltage management circuit for GaN transistor based power converters | |
US10063138B1 (en) | Bridgeless power factor correction circuits | |
US8513983B2 (en) | Gate drive circuit with overdrive protection | |
US20130062626A1 (en) | Power semiconductor module | |
KR20130060143A (ko) | 반도체 스위치 및 전력 변환 장치 | |
JPWO2015079762A1 (ja) | 整流装置 | |
JP2013099123A (ja) | ゲート駆動回路 | |
US11476845B2 (en) | Driver circuit, corresponding device and method of operation | |
CN111865053A (zh) | 基于宽禁带功率器件的负压关断驱动电路 | |
JP6090007B2 (ja) | 駆動回路 | |
WO2019207977A1 (ja) | ゲート駆動回路およびゲート駆動方法 | |
US9698772B2 (en) | Drive circuit for reverse-conducting IGBTs | |
JP2013009216A (ja) | ゲートドライブ回路 | |
US9397207B2 (en) | Gated thyristor power device | |
US9793261B2 (en) | Power semiconductor device | |
US11791815B2 (en) | Driver circuit, corresponding device and method of operation | |
CN111758210B (zh) | 整流电路以及电源装置 | |
JP2018049950A (ja) | 半導体装置及び半導体装置の制御方法 | |
Li et al. | Comparison of intrinsic energy losses in unipolar power switches | |
CN110741546B (zh) | 整流电路以及电源装置 | |
CN111555596B (zh) | 一种具有可调负压的SiC MOSFET栅极串扰抑制驱动电路 | |
Kang et al. | Current density and gate ringing in superjunction MOSFETs | |
CN113872420B (zh) | 一种抑制SiC—MOSFET桥臂串扰的改进门极驱动电路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 20805884 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 20805884 Country of ref document: EP Kind code of ref document: A1 |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 20805884 Country of ref document: EP Kind code of ref document: A1 |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 09/09/2022) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 20805884 Country of ref document: EP Kind code of ref document: A1 |