WO2020098214A1 - 一种半导体芯片封装方法及半导体封装器件 - Google Patents

一种半导体芯片封装方法及半导体封装器件 Download PDF

Info

Publication number
WO2020098214A1
WO2020098214A1 PCT/CN2019/082312 CN2019082312W WO2020098214A1 WO 2020098214 A1 WO2020098214 A1 WO 2020098214A1 CN 2019082312 W CN2019082312 W CN 2019082312W WO 2020098214 A1 WO2020098214 A1 WO 2020098214A1
Authority
WO
WIPO (PCT)
Prior art keywords
chip
protective layer
circuit board
transparent protective
metal
Prior art date
Application number
PCT/CN2019/082312
Other languages
English (en)
French (fr)
Inventor
俞国庆
Original Assignee
通富微电子股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from CN201811341984.4A external-priority patent/CN111180474A/zh
Priority claimed from CN201811341983.XA external-priority patent/CN109473364A/zh
Priority claimed from CN201811341986.3A external-priority patent/CN109524311B/zh
Application filed by 通富微电子股份有限公司 filed Critical 通富微电子股份有限公司
Publication of WO2020098214A1 publication Critical patent/WO2020098214A1/zh
Priority to US17/308,473 priority Critical patent/US11948911B2/en

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04034—Bonding areas specifically adapted for strap connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05118—Zinc [Zn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05155—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05171—Chromium [Cr] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05568—Disposition the whole external layer protruding from the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05601—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05618—Zinc [Zn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05655—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05671—Chromium [Cr] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001—Core members of the connector
    • H01L2224/37099—Material
    • H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/3754—Coating
    • H01L2224/37599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/4005—Shape
    • H01L2224/4009—Loop shape
    • H01L2224/40095—Kinked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401—Disposition
    • H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/40225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401—Disposition
    • H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/40225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/40227—Connecting the strap to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/45111—Tin (Sn) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45155—Nickel (Ni) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/4516—Iron (Fe) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/45171—Chromium (Cr) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73221—Strap and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73263—Layer and strap connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/83101—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus as prepeg comprising a layer connector, e.g. provided in an insulating plate member
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848—Bonding techniques
    • H01L2224/84801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848—Bonding techniques
    • H01L2224/84801—Soldering or alloying
    • H01L2224/84815—Reflow soldering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/858—Bonding techniques
    • H01L2224/85801—Soldering or alloying
    • H01L2224/85815—Reflow soldering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92246—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details

Definitions

  • This application relates to the field of semiconductor technology, in particular to a semiconductor packaging method and a semiconductor packaging device.
  • a chip with a photosensitive area is a very important part of a camera device.
  • common packaging methods include: adding a transparent glass cover plate above the photosensitive area of the chip to protect the photosensitive area of the chip.
  • the inventor of the present application discovered during the long-term research that, on the one hand, because the thickness of the transparent glass cover plate is generally thick, refraction, reflection, and energy loss will occur when light penetrates the transparent glass, which will deteriorate the photosensitive effect of the chip;
  • the transparent glass cover and the chip are connected by glue. After using for a long time, the glue is easy to fall off, and the external dust is easy to enter the photosensitive area of the chip, thereby affecting the photosensitive effect of the chip.
  • the technical problem mainly solved by this application is to provide a semiconductor packaging method and a semiconductor packaging device, which can improve the photosensitive effect of the chip.
  • the packaging method includes: providing a chip, the chip includes a front side and a back side, and a photosensitive region and A pad located around the photosensitive area, and a metal part is formed on the side of the pad facing away from the chip, a transparent protective layer is formed on the front side of the chip, and the first end of the metal part protrudes from the A transparent protective layer so as to be exposed from the transparent protective layer; electrically connect the first end of the metal member and the circuit board with a conductive connection member, so that the chip is electrically connected to the circuit board.
  • providing the chip includes: providing a wafer, the wafer is provided with a plurality of chips arranged in a matrix, a scribe groove is provided between the chips, the wafer includes a front surface and a back surface, and the front surface of the chip That is, the front side of the wafer, and the back side of the chip is the back side of the wafer.
  • the front side of the chip is provided with a photosensitive area and a pad around the photosensitive area; Forming a metal part on the side; forming a transparent protective layer on the front side of the chip, the transparent protective layer covering the photosensitive region, and the height between the transparent protective layer and the front side of the chip is smaller than that of the metal part The height between the first end and the front surface of the chip, the first end of the metal piece is exposed from the transparent protective layer; cutting along the dicing groove to cut off the corresponding position of the dicing groove The wafer and the transparent protective layer to obtain a single chip.
  • forming the transparent protective layer on the front surface of the chip includes forming the transparent protective layer on the front surface of the chip by spin coating, dispensing or printing, and curing the transparent protective layer.
  • the curing of the transparent protective layer includes: curing the transparent protective layer by means of ultraviolet irradiation or baking.
  • the material of the transparent protective layer includes an inorganic transparent material and / or an organic transparent material
  • the inorganic transparent material includes at least one of silicon nitride and silicon oxynitride
  • the organic transparent material includes polysiloxane
  • the method before forming the transparent protective layer on the front surface of the chip, includes: providing a barrier layer on the first end surface of the metal member; after forming the transparent protective layer on the front surface of the chip, The method includes: removing the barrier layer to expose the first end surface.
  • the electrically connecting the first end of the metal piece with the circuit board by using a conductive connection includes: electrically connecting the first end of the metal piece with the circuit board by using a wire.
  • the electrically connecting the first end of the metal piece and the circuit board by using a conductive connection piece includes: electrically connecting the first end of the metal piece and the Circuit board.
  • the folded plate includes a first portion and a second portion connected to each other; the first portion is parallel to the front surface of the chip, and the first portion extends in a direction toward the chip; the second portion Parallel to the side wall of the chip, and the second portion is disposed close to the side wall of the chip; the first portion is electrically connected to the first end of the metal member, and the second portion faces One side of the circuit board is electrically connected to the circuit board.
  • the folding plate includes a first part, a second part, and a third part; wherein, the first part is connected to the third part through the second part, and the first part is connected to the chip
  • the front surface is parallel, and the first portion extends in a direction toward the chip; the second portion is parallel to the side wall of the chip, and the second portion is disposed close to the side wall of the chip; the first Three parts extend away from the chip, and the third part is parallel to the surface of the circuit board, the first part is electrically connected to the first end of the metal piece, and the third part faces the One side of the circuit board is electrically connected to the circuit board.
  • a semiconductor package device including: a chip, the chip includes a front side and a back side, the front side of the chip is provided with a photosensitive area and located A pad around the photosensitive area; a metal piece on the side of the pad facing away from the chip; a transparent protective layer covering the front of the chip and the first end of the metal piece protruding from the transparent protective layer ; A circuit board, located on the back of the chip; a conductive connector, electrically connecting the surface of the first end of the metal piece exposed from the transparent protective layer and the circuit board, so that the chip and The circuit board is electrically connected.
  • the transparent protective layer is formed by spin coating, dispensing or printing.
  • the transparent protective layer is a material cured by ultraviolet irradiation or baking.
  • the conductive connection piece is a wire.
  • the conductive connecting piece is a folded plate with conductive performance
  • the folded plate includes a first part and a second part connected to each other; the first part is parallel to the front surface of the chip, and the first part Extending in the direction toward the chip; the second portion is parallel to the side wall of the chip, and the second portion is disposed close to the side wall of the chip; The first end is electrically connected, and the second portion facing the circuit board is electrically connected to the circuit board.
  • the conductive connecting piece is a folded plate with conductive performance
  • the folded plate includes a first part, a second part, and a third part; wherein, the first part passes through the second part and the third part Part connected, the first part is parallel to the front surface of the chip, and the first part extends in a direction toward the chip; the second part is parallel to the side wall of the chip, and the second part It is disposed close to the side wall of the chip; the third portion extends away from the chip, and the third portion is parallel to the surface of the circuit board, and the first portion is One end is electrically connected, and the third portion facing the circuit board is electrically connected to the circuit board.
  • the folding plate is made of all-metal material.
  • the folded plate includes a metal material and an insulating material located around the metal material.
  • the metal piece is a metal protrusion.
  • the device further includes: a glue film, located between the back of the chip and the circuit board.
  • the transparent protective layer is formed directly on the front of the chip.
  • this method can control the thickness of the transparent protective layer, compared with the traditional The way of setting transparent glass, the thickness of the transparent protective layer is less than the thickness of the transparent glass, which can reduce light refraction, reflection and energy loss, etc., and improve the sensitivity of the chip; on the other hand, because the transparent protective layer is formed directly on the front of the chip, transparent The probability of the protective layer detaching from the front of the chip is low, which further reduces the dust-free requirements for the use environment.
  • FIG. 1 is a schematic flowchart of an embodiment of a semiconductor chip packaging method according to this application.
  • FIG. 2 is a schematic flowchart of an embodiment of step S101 in FIG. 1;
  • FIG. 3 is a schematic structural view of an embodiment of a semiconductor package device corresponding to steps S201-S204 in FIG. 2;
  • FIG. 4 is a schematic structural diagram of an embodiment of a semiconductor package device of the present application.
  • FIG. 5 is a schematic structural diagram of another embodiment of a semiconductor package device of the present application.
  • FIG. 6 is a schematic flowchart of an implementation manner of step S102 in FIG. 1;
  • FIG. 7 is a schematic structural diagram of another embodiment of a semiconductor package device of the present application.
  • FIG. 8 is a schematic flowchart of an implementation manner of step S102 in FIG. 1.
  • FIG. 1 is a schematic flowchart of an embodiment of a semiconductor chip packaging method according to the present application.
  • the packaging method includes:
  • S101 Provide a chip.
  • the chip includes a front side and a back side.
  • the front side of the chip is provided with a photosensitive area and a pad around the photosensitive area.
  • a metal piece is formed on the side of the pad facing away from the chip, and a transparent protective layer is formed on the front side of the chip. The first end of the piece protrudes out of the transparent protective layer to be exposed from the transparent protective layer.
  • the photosensitive area of the chip is a more important part of the semiconductor packaging device. If the photosensitive area is exposed, external particles may easily pollute the photosensitive area and affect the imaging effect of the photosensitive area. Therefore, it is necessary to protect the photosensitive area of the chip of.
  • FIG. 2 is a schematic flowchart of an embodiment of step S101 in FIG. 1
  • FIG. 3 is an embodiment of a semiconductor package device corresponding to steps S201-S204 in FIG. Schematic diagram of the structure.
  • the above step S101 specifically includes:
  • a wafer 1 is provided, the wafer 1 is provided with a plurality of chips 10 arranged in a matrix, and a scribe groove 12 is provided between the chips 10, the wafer 1 includes a front surface 14 and a back surface 16, and the front surface 14 of the chip 10 is the wafer 1
  • the front surface 14 of the chip 10, the back surface 16 of the chip 10, that is, the back surface 16 of the wafer 1, the front surface 14 of the chip 10 is provided with a photosensitive region 100 and a pad 102 located around the photosensitive region 100.
  • the specific structure is shown in Figure 3a.
  • the metal member 18 is a metal bump
  • the above step S202 includes: forming a metal bump on the side of the pad 102 facing away from the chip 10 by using an electroplating process.
  • the electroplating process includes local electroplating, composite electroplating, pulse electroplating, electroforming, and mechanical plating.
  • the material of the metal bumps can be nickel, chromium, copper, zinc, cadmium, alloy, and other conductive metal materials. No limitation.
  • a transparent protective layer 11 is formed on the front surface 14 of the chip 10, the transparent protective layer 11 covers the photosensitive region 100, and the height between the transparent protective layer 11 and the front surface 14 of the chip 10 is smaller than the first end 180 of the metal member 18 and the At the height between the front surfaces 14, the first end 180 of the metal member 18 is exposed from the transparent protective layer 11.
  • the method for forming the transparent protective layer 11 may be: forming the transparent protective layer 11 on the front surface 14 of the chip 10 by spin coating, dispensing, or printing, and making the transparent protective layer 11 11 curing, the thickness of the transparent protective layer 11 formed by the above method can reach the micron level, compared with the traditional way of setting transparent glass, the thickness of the transparent protective layer 11 is smaller than the thickness of the transparent glass, which can reduce light refraction, reflection and energy loss And so on, to improve the photosensitive effect of the chip 10.
  • the material of the transparent protective layer 11 may be an inorganic transparent material, for example, silicon nitride, silicon oxynitride, etc., or an organic transparent material, for example, polysiloxane, etc.
  • the method of curing the transparent protective layer 11 may be ultraviolet irradiation or high-temperature baking. The specific method may be determined according to the initiator added to prepare the transparent protective layer 11.
  • the initiator is a photoinitiator (for example, , 2-hydroxy-2-methyl-1-phenylacetone, 1-hydroxycyclohexyl phenyl ketone, etc.), using ultraviolet irradiation; if the initiator is a thermal initiator (for example, benzoyl peroxide Etc.), use high-temperature baking.
  • the thickness of the transparent protective layer 11 can be up to micron level.
  • the semiconductor chip packaging method provided by the present application further includes: providing a barrier layer on the surface of the first end 180 of the metal member 18; after the above step S203, the semiconductor chip packaging method provided by the present application further includes: removing the barrier Layer so that the surface of the first end 180 is exposed.
  • the barrier layer may be a removable film, etc., for example, photoresist, double-sided adhesive, etc.
  • the removal method may be photolithography, solvent, direct stripping, etc.
  • the removal method is Material properties determine.
  • the barrier layer may have a residue on the surface of the first end 180, and the residue may affect the conductive performance during subsequent electrical connection.
  • the first end 180 of the metal piece 18 may be further ground to remove the attachment or residue on the surface of the first end 180.
  • a barrier layer may not be provided at the first end 180 of the metal member 18, and the transparent protective layer 11 may be directly formed by spin coating, dispensing, or printing, and the formation of the transparent protective layer 11 and the chip 10 may be controlled.
  • the height between the front faces 14 so that the height does not exceed the height between the first end 180 of the metal piece 18 and the front face 14 of the chip 10; then the surface of the first end 180 of the metal piece 18 is ground to remove the first end 180 Attachments on the surface, which may be sputtered onto the surface of the first end 180 during the formation of the transparent protective layer 11.
  • the above grinding method can also be changed to cutting or other methods, which is not limited in this application.
  • the shape of the first end 180 of the metal piece 18 may also be designed, for example, mushroom-shaped, etc.
  • the mushroom-shaped lower bottom surface of the first end 180 is connected to the remaining metal pieces 18, and the lower bottom surface The area is larger than the area of the contact surface of the remaining metal pieces 18 that are in contact with it, so that part of the transparent protective layer 11 can be blocked from being sputtered onto the surface of the first end 180;
  • the mushroom-shaped outer surface of the first end is a smooth arc, which The arc shape can reduce the probability of the transparent protective layer 11 attaching.
  • the metal member 18 may also be pyramid-shaped or other shapes.
  • the surface of the first end 180 of the metal member 18 may be further polished to remove possible attachments.
  • a protective member when the transparent protective layer 11 is formed by spin coating, a protective member may also be introduced.
  • the protective member is provided with a plurality of arrayed holes and liquid inlets, and the protective member cover is provided on the chip 10
  • the front side 14 of the metal, and the first end 180 of the metal piece 18 protrudes out of the hole by a first predetermined distance, the solution of the transparent protective layer 11 enters from the liquid inlet, and the maximum height of the transparent protective layer 11 formed is The distance between the front 100.
  • the wafer 1 and the transparent protective layer 11 corresponding to the dicing groove 12 may be cut by plasma cutting to obtain a single chip 10.
  • S102 Electrically connect the first end of the metal member and the circuit board with the conductive connection member, so that the chip is electrically connected to the circuit board.
  • the packaging method provided by the present application further includes: using an adhesive film Fix the back of the chip to the circuit board.
  • the adhesive film may be an adhesive object such as double-sided adhesive tape.
  • FIG. 4 is a schematic structural diagram of an embodiment of a semiconductor package device of the present application.
  • the conductive connecting member 13 is a wire
  • the above step S102 is specifically: electrically connecting the first end 180 of the metal member 18 and the circuit board 15 with a wire, and the electrical connection method may be reflow soldering or the like.
  • the chip 10 may transmit signals to the circuit board 15 through wires, or the chip 10 may receive signals transmitted from the circuit board 15 through wires.
  • the material of the wire may be any one or a combination of gold, aluminum, copper, copper-iron, copper-nickel-silicon, copper-chromium, copper-nickel-tin alloy, only The wire needs to have a conductive function, good mechanical strength, and resistance to stress relaxation.
  • the wire may be directly electrically connected to the first end 180 of the metal piece 18, for example, a layer of solder is coated on the surface of the first end 180, and then the wire is fixed to the first end 180 by reflow Connection; Similarly, a layer of solder can also be applied to the predetermined position of the circuit board 15, and then the other end of the wire is fixedly connected to the predetermined position of the circuit board 15 by means of reflow.
  • a solder ball can be planted on the first end 180 of the metal piece 18 using a ball planter, and then the solder ball can be electrically connected with the wire so that one end of the wire is electrically connected to the metal piece 18;
  • a solder ball may be provided at a predetermined position of the circuit board 15, and then the other end of the wire may be fixedly connected to the solder ball at the predetermined position of the circuit board 15 by means of reflow.
  • FIG. 5 is a schematic structural diagram of another embodiment of a semiconductor package device of the present application.
  • the conductive connecting member 13a is a folded plate with conductive properties, and the first end 180 of the metal member 18 and the circuit board 15 can be electrically connected by the folded plate with conductive properties.
  • the folded plate includes a first portion 200 and a second portion 202, one end of the first portion 200 is connected to one end of the second portion 202; the first portion 200 is parallel to the front surface 14 of the chip 10, and the first portion 200 extends in the direction toward the chip 10; the second portion 202 is parallel to the side wall of the chip 10, and the second portion 202 is disposed close to the side wall of the chip 10.
  • FIG. 6 is a schematic flowchart of an implementation manner of step S102 in FIG. 1.
  • the above step S102 specifically includes:
  • S302 Electrically connect the first part 200 to the first end 180 of the metal piece 18, and electrically connect the second part 202 to the circuit board 15 on the side facing the circuit board 15.
  • a layer of solder may be applied to the first portion 200 or the first end 180 of the metal member 18 first, and / or, a portion of the second portion 202 that contacts the circuit board 15 Apply a layer of solder to the side or the position where the circuit board 15 is in contact with the second part 202, and then perform the reflow process to electrically connect the first part 200 to the first end 180 of the metal member 18, and connect the second part 202
  • the side facing the circuit board 15 is electrically connected to the circuit board 15.
  • solder ball may be implanted on the first end 180 of the metal member 18 first, and / or a solder ball may be implanted on the position where the circuit board 15 contacts the second portion 202, Then, the above-mentioned whole is subjected to a reflow process to electrically connect the first part 200 to the first end 180 of the metal member 18 and electrically connect the second part 202 to the circuit board 15 on the side facing the circuit board 15.
  • FIG. 7 is a schematic structural diagram of another embodiment of a semiconductor device of the present application.
  • the conductive connecting member 13b is a folded plate with conductive properties, and the first end 180 of the metal member 18 and the circuit board 15 can be electrically connected by the folded plate with conductive properties.
  • the folded plate includes a first part 300, a second part 302, and a third part 304, wherein both ends of the second part 302 are connected to the first part 300 and the third part 304, respectively, and the first part 300 Parallel to the front surface 14 of the chip 10, and the first portion 300 extends in a direction toward the chip 10; the second portion 302 is parallel to the side wall of the chip 10, and the second portion 302 is disposed close to the side wall of the chip 10; the third portion 304 It extends away from the chip 10, and the third portion 304 is parallel to the surface of the circuit board 15, the first portion 300 is electrically connected to the first end 180 of the metal member 18, and the third portion 304 faces the circuit board 15 side and the circuit board 15 Electrical connection.
  • FIG. 8 is a schematic flowchart of an implementation manner of step S102 in FIG. 1.
  • the above step S102 specifically includes:
  • the first part 300 is electrically connected to the first end 180 of the metal piece 18, and the third part 304 is electrically connected to the circuit board 15 on the side facing the circuit board 15.
  • a layer of solder may be applied to the first portion 300 or the first end 180 of the metal member 18 first, and / or, the third portion 304 that contacts the circuit board 15 Apply a layer of solder to the side or the position where the circuit board 15 is in contact with the third part 304, and then reflow the whole as described above, electrically connect the first part 300 to the first end 180 of the metal piece 18, and face the third part 304
  • the side of the circuit board 15 is electrically connected to the circuit board 15.
  • solder ball may be implanted on the first end 180 of the metal member 18 first, and / or a solder ball may be implanted on the position where the circuit board 15 contacts the third portion 304, Then, the above-mentioned whole is subjected to a reflow process to electrically connect the first portion 300 to the first end 180 of the metal piece 18 and electrically connect the third portion 304 to the circuit board 15 on the side facing the circuit board 15.
  • the folded plate is made of all-metal material, for example, FPC (Flexible Circuit Board) or the like; or, the folded plate includes a metallic material and an insulating material located around the metallic material.
  • the metal material is equivalent to the metal wiring, and the surrounding insulating material is equivalent to the frame structure.
  • the transparent protective layer is formed directly on the front side of the chip.
  • this method can control the thickness of the transparent protective layer, compared with the traditional way of setting transparent glass
  • the thickness of the transparent protective layer is less than the thickness of the transparent glass, which can reduce light refraction, reflection and energy loss, etc., and improve the sensitivity of the chip;
  • the probability of detachment is low, which in turn reduces the dust-free requirements of the use environment.
  • the semiconductor packaging device prepared by the above semiconductor packaging method is further described below. Please refer to FIG. 4 again.
  • the semiconductor package includes:
  • the chip 10 includes a front side 14 and a back side 16.
  • the front side 14 of the chip 10 is provided with a photosensitive area 100 and a pad 102 located around the photosensitive area 100; specifically, the chip 10 may be obtained by cutting from a wafer.
  • the number of the pads 102 may be plural, for example, two or four. In this embodiment, the pad 102 may be equivalent to the front side 14 of the embedded chip 10.
  • the metal piece 18 is located on the side of the pad 102 facing away from the chip 10; specifically, in an application scenario, the metal piece 18 may be a metal bump, which may be formed by an electroplating process, which includes local plating, composite plating, and pulse Electroplating, electroforming, mechanical plating and other methods, the material of the metal bumps may be nickel, chromium, copper, zinc, cadmium, alloys and other conductive metal materials, which is not limited in this application.
  • the transparent protective layer 11 covers the front surface 14 of the chip 10 and the first end 180 of the metal member 18 protrudes from the transparent protective layer 11, that is, in this embodiment, the height d1 between the transparent protective layer 11 and the front surface 14 of the chip 10 Less than the height d2 between the metal part 18 and the front side 14 of the chip 10; specifically, in an application scenario, the transparent protective layer 11 is formed by spin coating, dispensing or printing, and the transparent protective layer 11 is formed by the above method
  • the thickness can reach the micron level. Compared with the traditional way of setting transparent glass, the thickness of the transparent protective layer 11 is smaller than that of transparent glass, which can reduce light refraction, reflection and energy loss, etc., and improve the photosensitive effect of the chip 10.
  • the material of the transparent protective layer 11 may be an inorganic transparent material, for example, silicon nitride, silicon oxynitride, etc., or an organic transparent material, for example, polysiloxane, etc.
  • the transparent protective layer 11 is a transparent material cured by ultraviolet irradiation or baking.
  • the specific method can be determined according to the initiator added to prepare the transparent protective layer 11, if the initiator is a photoinitiator (for example, 2-hydroxy-2-methyl-1-phenylacetone, 1-hydroxycyclohexyl Phenyl ketone, etc.), using ultraviolet irradiation; if the initiator is a thermal initiator (eg, benzoyl peroxide, etc.), using high-temperature baking.
  • the circuit board 15 is located on the back surface 16 of the chip 10.
  • the conductive connection member 13 electrically connects the surface of the first end 180 exposed from the transparent protective layer 11 and the circuit board 15 to electrically connect the chip 10 and the circuit board 15.
  • the conductive connecting member 13 is a wire
  • the material of the wire may be gold, aluminum, copper, and copper-iron system, copper-nickel-silicon system, copper-chromium system, copper -Any one or more of the nickel-tin alloy composition, as long as the wire has a conductive function, good mechanical strength, and stress relaxation resistance.
  • the package device provided in this embodiment further includes: a glue film (not shown), which is located between the back surface 16 of the chip 10 and the circuit board 15.
  • the conductive connecting member 13a is a folded plate with conductive properties, and the folded plate includes a first portion 200 and The second portion 202; the first portion 200 is parallel to the front surface 14 of the chip 10, and the first portion 200 extends in a direction toward the chip 10; the second portion 202 is parallel to the side wall of the chip 10, and the second portion 202 is close to the chip 10
  • the side wall is provided; the first portion 200 is electrically connected to the first end 180 of the metal piece 18, and the second portion 202 is electrically connected to the circuit board 15 on the side facing the circuit board 15.
  • the folded plate is made of all-metal material; or, the folded plate includes a metal material and an insulating material located around the metal material.
  • the metal material is equivalent to a metal wiring, and the surrounding insulating material is equivalent to a frame structure.
  • the conductive connector 13b is a folded plate with conductive properties.
  • the folded plate includes a first part 300 and a second part 302, a third part 304; wherein, the first part 300 is connected to the third part 304 through the second part 302, the first part 300 is parallel to the front surface 14 of the chip 10, and the first part 300 extends in a direction toward the chip 10;
  • the second part 302 is parallel to the side wall of the chip 10, and the second part 302 is disposed close to the side wall of the chip 10;
  • the third part 304 extends away from the chip 10, and the third part 304 is parallel to the surface of the circuit board 15,
  • a portion 300 is electrically connected to the first end 1180 of the metal member 18, and the third portion 304 is electrically connected to the circuit board 15 on the side facing the circuit board 15.
  • the folded plate is an all-metal material; or, the folded plate includes a metal material and an insulating material located around the metal material.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Solid State Image Pick-Up Elements (AREA)

Abstract

本申请提供了一种半导体芯片封装方法及封装器件，所述封装方法包括：提供芯片，所述芯片包括正面和背面，所述芯片的正面设置有感光区和位于感光区周围的焊盘，且所述焊盘背对所述芯片一侧形成有金属件，所述芯片的正面形成有透明保护层，且所述金属件的第一端凸出于所述透明保护层，以从所述透明保护层露出；利用导电连接件电性连接所述金属件的所述第一端和电路板，以使得所述芯片与所述电路板电连接。通过上述方式，本申请能够提高芯片的感光效果。

Description

一种半导体芯片封装方法及半导体封装器件 技术领域
本申请涉及半导体技术领域，特别涉及一种半导体封装方法及半导体封装器件。
背景技术
具有感光区的芯片是摄像设备十分重要的组成部分，为保护芯片的感光区，常用的封装方法包括：在芯片的感光区的上方增加透明玻璃盖板以保护芯片的感光区。
本申请的发明人在长期研究过程中发现，一方面，由于透明玻璃盖板厚度一般较厚，光线穿透透明玻璃时会发生折射、反射和能量损失等，会使芯片的感光效果变差；另一方面，透明玻璃盖板与芯片之间通过胶连接，使用较长时间后，胶容易脱落，外界灰尘容易进入芯片的感光区，进而影响芯片的感光效果。
发明内容
本申请主要解决的技术问题是提供一种半导体封装方法及半导体封装器件，能够提高芯片的感光效果。
为解决上述技术问题，本申请采用的一个技术方案是：提供一种半导体芯片封装方法，所述封装方法包括：提供芯片，所述芯片包括正面和背面，所述芯片的正面设置有感光区和位于感光区周围的焊盘，且所述焊盘背对所述芯片一侧形成有金属件，所述芯片的正面形成有透明保护层，且所述金属件的第一端凸出于所述透明保护层，以从所述透明保护层露出；利用导电连接件电性连接所述金属件的所述第一端和电路板，以使得所述芯片与所述电路板电连接。
其中，所述提供芯片包括：提供圆片，所述圆片设有多个矩阵排列的芯片，所述芯片之间设有划片槽，所述圆片包括正面及背面，所述芯片的正面即所述圆片的正面，所述芯片的背面即所述圆片的背面，所述芯片的正面设置有感光区和位于感光区周围的焊盘；在所述焊盘背对所述芯片一侧形成金属件；在所述芯片正面形成透明保护层，所述透明保护层覆盖所述感光区，且所述透明保护层与所述芯片的正面之间的高度小于所述金属件的所述第一端与所述芯片的 正面之间的高度，所述金属件的第一端从所述透明保护层露出；沿所述划片槽进行切割，以切割掉所述划片槽对应的所述圆片和所述透明保护层，进而获得单颗芯片。
其中，所述在所述芯片正面形成透明保护层，包括：在所述芯片正面利用旋涂、点胶或印刷的方式形成所述透明保护层，并使所述透明保护层固化。
其中，所述使所述透明保护层固化包括：利用紫外线照射或者烘烤的方式使所述透明保护层固化。
其中，所述透明保护层的材质包括无机透明材质和/或有机透明材质，所述无机透明材质包括氮化硅、氮氧化硅中至少一种，所述有机透明材质包括聚硅氧烷。
其中，所述在所述芯片正面形成透明保护层之前，所述方法包括：在所述金属件的所述第一端表面设置阻挡层；所述在所述芯片正面形成透明保护层之后，所述方法包括：去除所述阻挡层，以使所述第一端表面露出。
其中，所述利用导电连接件电性连接所述金属件的所述第一端和电路板，包括：利用导线电性连接所述金属件的所述第一端和所述电路板。
其中，所述利用导电连接件电性连接所述金属件的所述第一端和电路板，包括：利用具有导电性能的折板电性连接所述金属件的所述第一端和所述电路板。
其中，所述折板包括互相连接的第一部和第二部；所述第一部与所述芯片的正面平行，且所述第一部沿朝向所述芯片方向延伸；所述第二部与所述芯片的侧壁平行，且所述第二部紧靠所述芯片的侧壁设置；所述第一部与所述金属件的所述第一端电连接，所述第二部面向所述电路板一侧与所述电路板电连接。
其中，所述折板包括第一部、第二部、第三部；其中，所述第一部通过所述第二部与所述第三部连接，所述第一部与所述芯片的正面平行，且所述第一部沿朝向所述芯片方向延伸；所述第二部与所述芯片的侧壁平行，且所述第二部紧靠所述芯片的侧壁设置；所述第三部向远离芯片方向延伸，且所述第三部与所述电路板的表面平行，所述第一部与所述金属件的所述第一端电连接，所述第三部面向所述电路板一侧与所述电路板电连接。
为解决上述技术问题，本申请采用的另一个技术方案是：提供一种半导体封装器件，所述封装器件包括：芯片，所述芯片包括正面和背面，所述芯片的正面设置有感光区和位于感光区周围的焊盘；金属件，位于所述焊盘背对所述 芯片一侧；透明保护层，覆盖所述芯片的正面且所述金属件的第一端凸出于所述透明保护层；电路板，位于所述芯片的背面；导电连接件，电性连接所述金属件从所述透明保护层中露出的所述第一端的表面和所述电路板，以使得所述芯片与所述电路板电连接。
其中，所述透明保护层由旋涂、点胶或印刷的方式形成。
其中，所述透明保护层为经紫外线照射或者烘烤的方式固化后的材质。
其中，所述导电连接件为导线。
其中，所述导电连接件为具有导电性能的折板，所述折板包括互相连接的第一部和第二部；所述第一部与所述芯片的正面平行，且所述第一部沿朝向所述芯片方向延伸；所述第二部与所述芯片的侧壁平行，且所述第二部紧靠所述芯片的侧壁设置；所述第一部与所述金属件的所述第一端电连接，所述第二部面向所述电路板一侧与所述电路板电连接。
其中，所述导电连接件为具有导电性能的折板，所述折板包括第一部、第二部、第三部；其中，所述第一部通过所述第二部与所述第三部连接，所述第一部与所述芯片的正面平行，且所述第一部沿朝向所述芯片方向延伸；所述第二部与所述芯片的侧壁平行，且所述第二部紧靠所述芯片的侧壁设置；所述第三部向远离芯片方向延伸，且所述第三部与所述电路板的表面平行，所述第一部与所述金属件的所述第一端电连接，所述第三部面向所述电路板一侧与所述电路板电连接。
其中，所述折板为全金属材料。
其中，所述折板包括金属材料和位于金属材料周围的绝缘材料。
其中，所述金属件为金属凸柱。
其中，所述器件还包括：胶膜，位于所述芯片的背面和所述电路板之间。
本申请的有益效果是：区别于现有技术的情况，本申请所提供的封装方法中透明保护层是直接在芯片正面形成，一方面，该方式可以控制透明保护层的厚度，相对于传统的设置透明玻璃的方式，透明保护层的厚度小于透明玻璃的厚度，进而可以减少光线折射、反射和能量损失等，提高芯片的感光效果；另一方面，由于透明保护层直接在芯片正面形成，透明保护层与芯片正面脱离的概率较低，进而降低对使用环境的无尘要求。
【附图说明】
为了更清楚地说明本申请实施例中的技术方案，下面将对实施例描述中所需要使用的附图作简单地介绍，显而易见地，下面描述中的附图仅仅是本申请的一些实施例，对于本领域普通技术人员来讲，在不付出创造性劳动的前提下，还可以根据这些附图获得其他的附图，其中：
图1为本申请半导体芯片封装方法一实施方式的流程示意图；
图2为图1中步骤S101一实施方式的流程示意图；
图3为图2中步骤S201-S204对应的半导体封装器件一实施方式的结构示意图；
图4为本申请半导体封装器件一实施方式的结构示意图；
图5为本申请半导体封装器件另一实施方式的结构示意图；
图6为图1中步骤S102一实施方式的流程示意图；
图7为本申请半导体封装器件另一实施方式的结构示意图；
图8为图1中步骤S102一实施方式的流程示意图。
【具体实施方式】
下面将结合本申请实施例中的附图，对本申请实施例中的技术方案进行清楚、完整地描述，显然，所描述的实施例仅仅是本申请一部分实施例，而不是全部的实施例。基于本申请中的实施例，本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例，均属于本申请保护的范围。
请参阅图1，图1为本申请半导体芯片封装方法一实施方式的流程示意图，该封装方法包括：
S101：提供芯片，芯片包括正面和背面，芯片的正面设置有感光区和位于感光区周围的焊盘，焊盘背对芯片一侧形成有金属件，芯片的正面形成有透明保护层，且金属件的第一端凸出于透明保护层，以从透明保护层露出。
具体地，芯片的感光区是半导体封装器件中较为重要的部分，若感光区裸露，外界颗粒物容易对感光区造成污染，影响感光区的成像效果，因此，对芯片的感光区进行保护是十分必要的。
在一个实施方式中，请一并参阅图2和图3，其中图2为图1中步骤S101一实施方式的流程示意图，图3为图2中步骤S201-S204对应的半导体封装器件一实施方式的结构示意图。上述步骤S101具体包括：
S201：提供圆片1，圆片1设有多个矩阵排列的芯片10，芯片10之间设有 划片槽12，圆片1包括正面14及背面16，芯片10的正面14即圆片1的正面14，芯片10的背面16即圆片1的背面16，芯片10的正面14设置有感光区100和位于感光区100周围的焊盘102。具体结构如图3a所示。
S202：在焊盘102背对芯片10一侧形成金属件18。
具体地，请参阅图3b，在一个应用场景中，金属件18为金属凸柱，上述步骤S202包括：利用电镀工艺在焊盘102背对芯片10一侧形成金属凸柱。电镀工艺包括局部电镀、复合电镀、脉冲电镀、电铸、机械镀等方式，金属凸柱的材质可以为镍、铬、铜、锌、镉、合金等具有导电性的金属材料，本申请对此不做限定。
S203：在芯片10正面14形成透明保护层11，透明保护层11覆盖感光区100，且透明保护层11与芯片10的正面14之间的高度小于金属件18的第一端180与芯片10的正面14之间的高度，金属件18的第一端180从透明保护层11露出。
具体地，请参阅图3c，在一个应用场景中，形成透明保护层11的方法可以是：在芯片10正面14利用旋涂、点胶或印刷的方式形成透明保护层11，并使透明保护层11固化，采用上述方法形成透明保护层11的厚度可以达到微米级别，相对于传统的设置透明玻璃的方式，透明保护层11的厚度小于透明玻璃的厚度，进而可以减少光线折射、反射和能量损失等，提高芯片10的感光效果。透明保护层11的材质可以是无机透明材质，例如，氮化硅、氮氧化硅等，也可以是有机透明材质，例如，聚硅氧烷等。另外，使透明保护层11固化的方式可以是紫外线照射或者高温烘烤的方式，具体采用何种方式，可以根据制备透明保护层11所添加的引发剂决定，若引发剂为光引发剂(例如，2-羟基-2-甲基-1-苯基丙酮、1-羟基环己基苯基甲酮等)，则利用紫外线照射的方式；若引发剂为热引发剂(例如，过氧化苯甲酰等)，则利用高温烘烤的方式。形成透明保护层11的厚度可以达到微米级别。
在另一个应用场景中，为避免旋涂、点胶或印刷的方式形成透明保护层11过程中，金属件18的第一端180表面上溅射透明保护层11而影响后续电连接，在上述步骤S203之前，本申请所提供的半导体芯片封装方法还包括：在金属件18的第一端180表面设置阻挡层；在上述步骤S203之后，本申请所提供的半导体芯片封装方法还包括：去除阻挡层，以使第一端180表面露出。在一个实施例中，阻挡层可以是可去除膜等，例如，例如光刻胶、双面胶等，去除的方式 可以是光刻、溶剂、直接揭去等，去除的方式由可去除膜的材料特性决定。在某些情况下，阻挡层可能会在第一端180的表面有残留，该残留可能会影响后续电性连接时的导电性能。在本实施例中，还可进一步研磨金属件18的第一端180，以去除第一端180表面的附着物或者残留物。
在又一个应用场景中，也可不在金属件18的第一端180设置阻挡层，可以直接利用旋涂、点胶或印刷形成透明保护层11，且控制形成的透明保护层11与芯片10的正面14之间的高度，使该高度不超过金属件18的第一端180与芯片10的正面14之间的高度；然后研磨金属件18的第一端180的表面，以去除第一端180表面的附着物，该附着物可以是形成透明保护层11过程中溅射到第一端180表面上的。当然，上述研磨的方式也可更改为切割或其他方式，本申请对此不作限定。
在又一个应用场景中，也可设计金属件18的第一端180的形状，例如，蘑菇状等，该第一端180的蘑菇状的下底面与其余金属件18连接，且该下底面的面积大于与其接触的其余金属件18的接触面面积，从而可以阻挡部分透明保护层11溅射到第一端180的表面；此外，第一端的蘑菇状的外表面为圆滑的弧形，该弧形可以降低透明保护层11附着的概率。当然，在其他实施例中，金属件18也可以是金字塔状或者其他形状等。当然，在本实施例中，在形成上述透明保护层11后，也可进一步研磨金属件18的第一端180的表面，以去除可能存在的附着物。
在又一个应用场景中，当采用旋涂的方式形成透明保护层11时，也可引入一保护件，保护件设置有多个阵列排布的孔洞和进液口，保护件罩设于芯片10的正面14，且金属件18的第一端180凸出于孔洞第一预定距离，透明保护层11溶液从该进液口进入，形成的透明保护层11的最大高度为保护件与芯片10的正面100之间的距离。
S204：沿划片槽12进行切割，以切割掉划片槽12对应的圆片1和透明保护层11，进而获得单颗芯片10。
具体地，在一个应用场景中，如图3d所示，可采用等离子等切割方式切割掉划片槽12对应的圆片1和透明保护层11，进而获得单颗芯片10。
S102：利用导电连接件电性连接金属件的第一端和电路板，以使得芯片与电路板电连接。
具体地，在一个应用场景中，为避免导电连接件连接过程中芯片和电路板 之间产生松动或相对位置发生改变，在上述步骤S102之前，本申请所提供的封装方法还包括：利用胶膜将芯片的背面与电路板固定。该胶膜可以是双面胶等具有粘附性的物体。
在另一个应用场景中，请参阅图4，图4为本申请半导体封装器件一实施方式的结构示意图。该半导体封装器件中导电连接件13为导线，上述步骤S102具体为：利用导线电性连接金属件18的第一端180和电路板15，其电连接的方式可以为回流焊等。芯片10可通过导线将信号传输给电路板15，或，芯片10通过导线接收电路板15传输的信号。其中，导线的材质可以为金、铝、铜以及铜-铁系、铜-镍-硅系、铜-铬系、铜-镍-锡系合金中的任一种或多种的组合物，只需该导线具有导电功能且较好的机械强度，抗应力松弛特性即可。
另外，在本实施例中，导线可以直接与金属件18的第一端180电连接，例如，在第一端180表面涂覆一层焊料，然后通过回流的方式将导线与第一端180固定连接；同样地，也可在电路板15的预定位置涂覆一层焊料，然后通过回流的方式将导线的另一端与电路板15的预定位置固定连接。
在另一个应用场景中，还可先在金属件18的第一端180利用植球机植焊球，然后利用导线电性连接焊球，以使得导线的一端与金属件18电连接；同样地，也可在电路板15的预定位置设置焊球，然后通过回流的方式将导线的另一端与电路板15的预定位置处的焊球固定连接。
在另一个应用场景中，请参阅图5，图5为本申请半导体封装器件另一实施方式的结构示意图。本申请所提供的半导体封装器件中导电连接件13a为具有导电性能的折板，可以利用具有导电性能的折板电性连接金属件18的第一端180和电路板15。在本实施例中，折板包括第一部200和第二部202，第一部200的一端与第二部202的一端连接；第一部200与芯片10的正面14平行，且第一部200沿朝向芯片10方向延伸；第二部202与芯片10的侧壁平行，且第二部202紧靠芯片10的侧壁设置。
请参阅图6，图6为图1中步骤S102一实施方式的流程示意图，上述步骤S102具体包括：
S301：将折板的第二部202紧靠芯片10的侧壁放置。
S302：将第一部200与金属件18的第一端180电连接、将第二部202面向电路板15一侧与电路板15电连接。
在一个实施例中，如图5所示，可先在第一部200或者金属件18的第一端 180涂敷一层焊料，和/或，在第二部202与电路板15接触的一侧或者电路板15与第二部202接触的位置涂敷一层焊料，然后将上述整体进行回流处理，以将第一部200与金属件18的第一端180电连接、将第二部202面向电路板15一侧与电路板15电连接。
在其他实施例中，也可采取其他方式，例如，可先在金属件18的第一端180上植焊球，和/或，在电路板15与第二部202接触的位置植焊球，然后将上述整体进行回流处理，以将第一部200与金属件18的第一端180电连接、将第二部202面向电路板15一侧与电路板15电连接。
在又一个应用场景中，请参阅图7，图7为本申请半导体器件另一实施方式的结构示意图。本申请所提供的半导体封装器件中导电连接件13b为具有导电性能的折板，可以利用具有导电性能的折板电性连接金属件18的第一端180和电路板15。在本实施例中，折板包括第一部300、第二部302和第三部304，其中，第二部302的两端分别于第一部300和第三部304连接，第一部300与芯片10的正面14平行，且第一部300沿朝向芯片10方向延伸；第二部302与芯片10的侧壁平行，且第二部302紧靠芯片10的侧壁设置；第三部304向远离芯片10方向延伸，且第三部304与电路板15的表面平行，第一部300与金属件18的第一端180电连接，第三部304面向电路板15一侧与电路板15电连接。
请参阅图8，图8为图1中步骤S102一实施方式的流程示意图，上述步骤S102具体包括：
S401：将折板的第二部302紧靠芯片10的侧壁放置。
S402：将第一部300与金属件18的第一端180电连接、将第三部304面向电路板15一侧与电路板15电连接。
在一个实施例中，如图7所示，可先在第一部300或者金属件18的第一端180涂敷一层焊料，和/或，在第三部304与电路板15接触的一侧或者电路板15与第三部304接触的位置涂敷一层焊料，然后将上述整体进行回流处理，将第一部300与金属件18的第一端180电连接、将第三部304面向电路板15一侧与电路板15电连接。
在其他实施例中，也可采取其他方式，例如，可先在金属件18的第一端180上植焊球，和/或，在电路板15与第三部304接触的位置植焊球，然后将上述整体进行回流处理，以将第一部300与金属件18的第一端180电连接、将第三部304面向电路板15一侧与电路板15电连接。
在本申请中，上述折板为全金属材料，例如，FPC(柔性线路板)等；或者，折板包括金属材料和位于金属材料周围的绝缘材料。金属材料相当于金属走线，其周围的绝缘材料相当于框架结构。
总而言之，区别于现有技术的情况，本申请所提供的封装方法中透明保护层是直接在芯片正面形成，一方面，该方式可以控制透明保护层的厚度，相对于传统的设置透明玻璃的方式，透明保护层的厚度小于透明玻璃的厚度，进而可以减少光线折射、反射和能量损失等，提高芯片的感光效果；另一方面，由于透明保护层直接在芯片正面形成，透明保护层与芯片正面脱离的概率较低，进而降低对使用环境的无尘要求。
下面对利用上述半导体封装方法所制备获得的半导体封装器件做进一步说明。请再次参阅图4，该半导体封装器件包括：
芯片10，芯片10包括正面14和背面16，芯片10的正面14设置有感光区100和位于感光区100周围的焊盘102；具体地，芯片10可以是从圆片上切割获得。焊盘102的个数可以为多个，例如，2个、4个等。在本实施例中，焊盘102可以相当于嵌入芯片10的正面14。
金属件18，位于焊盘102背对芯片10一侧；具体地，在一个应用场景中，金属件18可以为金属凸柱，其可采用电镀工艺形成，电镀工艺包括局部电镀、复合电镀、脉冲电镀、电铸、机械镀等方式，金属凸柱的材质可以为镍、铬、铜、锌、镉、合金等具有导电性的金属材料，本申请对此不做限定。
透明保护层11，覆盖芯片10的正面14且金属件18的第一端180凸出于透明保护层11，即在本实施例中，透明保护层11与芯片10的正面14之间的高度d1小于金属件18与芯片10的正面14之间的高度d2；具体地，在一个应用场景中，透明保护层11由旋涂、点胶或印刷的方式形成，采用上述方法形成透明保护层11的厚度可以达到微米级别，相对于传统的设置透明玻璃的方式，透明保护层11的厚度小于透明玻璃的厚度，进而可以减少光线折射、反射和能量损失等，提高芯片10的感光效果。透明保护层11的材质可以是无机透明材质，例如，氮化硅、氮氧化硅等，也可以是有机透明材质，例如，聚硅氧烷等。另外，透明保护层11为经紫外线照射或者烘烤的方式固化后的透明材质。具体采用何种方式，可以根据制备透明保护层11所添加的引发剂决定，若引发剂为光引发剂(例如，2-羟基-2-甲基-1-苯基丙酮、1-羟基环己基苯基甲酮等)，则利用紫外线照射的方式；若引发剂为热引发剂(例如，过氧化苯甲酰等)，则利用高 温烘烤的方式。
电路板15，位于芯片10的背面16。
导电连接件13，电性连接金属件18从透明保护层11中露出的第一端180的表面和电路板15，以使得芯片10与电路板15电连接。
在第一个实施例中，如图4所示，导电连接件13为导线，导线的材质可以为金、铝、铜以及铜-铁系、铜-镍-硅系、铜-铬系、铜-镍-锡系合金中的任一种或多种的组合物，只需该导线具有导电功能且较好的机械强度，抗应力松弛特性即可。
在本实施例中，为降低芯片10与电路板15晃动的概率，本实施例所提供的封装器件还包括：胶膜(图未示)，位于芯片10的背面16和电路板15之间。
在第二个实施例中，请再次参阅图5，本实施例与第一个实施例的区别在于，导电连接件13a为具有导电性能的折板，折板包括互相连接的第一部200和第二部202；第一部200与芯片10的正面14平行，且第一部200沿朝向芯片10方向延伸；第二部202与芯片10侧壁平行，且第二部202紧靠芯片10的侧壁设置；第一部200与金属件18的第一端180电连接，第二部202面向电路板15一侧与电路板15电连接。在本实施例中，折板为全金属材料；或者，折板包括金属材料和位于金属材料周围的绝缘材料，该金属材料相当于金属走线，其周围的绝缘材料相当于框架结构。
在第三个实施例中，请再次参阅图7，本实施例与第一个实施例的区别在于，导电连接件13b为具有导电性能的折板，折板包括第一部300、第二部302、第三部304；其中，第一部300通过第二部302与第三部304连接，第一部300与芯片10的正面14平行，且第一部300沿朝向芯片10方向延伸；第二部302与芯片10的侧壁平行，且第二部302紧靠芯片10的侧壁设置；第三部304向远离芯片10方向延伸，且第三部304与电路板15的表面平行，第一部300与金属件18的第一端1180电连接，第三部304面向电路板15一侧与电路板15电连接。在本实施例中，折板为全金属材料；或者，折板包括金属材料和位于金属材料周围的绝缘材料。
以上所述仅为本申请的实施方式，并非因此限制本申请的专利范围，凡是利用本申请说明书及附图内容所作的等效结构或等效流程变换，或直接或间接运用在其他相关的技术领域，均同理包括在本申请的专利保护范围内。

Claims (20)

  1. 一种半导体芯片封装方法，其特征在于，所述封装方法包括：
    提供芯片，所述芯片包括正面和背面，所述芯片的正面设置有感光区和位于感光区周围的焊盘，且所述焊盘背对所述芯片一侧形成有金属件，所述芯片的正面形成有透明保护层，且所述金属件的第一端凸出于所述透明保护层，以从所述透明保护层露出；
    利用导电连接件电性连接所述金属件的所述第一端和电路板，以使得所述芯片与所述电路板电连接。
  2. 根据权利要求1所述的方法，其特征在于，所述提供芯片包括：
    提供圆片，所述圆片设有多个矩阵排列的芯片，所述芯片之间设有划片槽，所述圆片包括正面及背面，所述芯片的正面即所述圆片的正面，所述芯片的背面即所述圆片的背面，所述芯片的正面设置有感光区和位于感光区周围的焊盘；
    在所述焊盘背对所述芯片一侧形成金属件；
    在所述芯片正面形成透明保护层，所述透明保护层覆盖所述感光区，且所述透明保护层与所述芯片的正面之间的高度小于所述金属件的所述第一端与所述芯片的正面之间的高度，所述金属件的第一端从所述透明保护层露出；
    沿所述划片槽进行切割，以切割掉所述划片槽对应的所述圆片和所述透明保护层，进而获得单颗芯片。
  3. 根据权利要求2所述的封装方法，其特征在于，所述在所述芯片正面形成透明保护层，包括：
    在所述芯片正面利用旋涂、点胶或印刷的方式形成所述透明保护层，并使所述透明保护层固化。
  4. 根据权利要求3所述的封装方法，其特征在于，所述使所述透明保护层固化包括：
    利用紫外线照射或者烘烤的方式使所述透明保护层固化。
  5. 根据权利要求1所述的封装方法，其特征在于，
    所述透明保护层的材质包括无机透明材质和/或有机透明材质，所述无机透明材质包括氮化硅、氮氧化硅中至少一种，所述有机透明材质包括聚硅氧烷。
  6. 根据权利要求2所述的封装方法，其特征在于，
    所述在所述芯片正面形成透明保护层之前，所述方法包括：在所述金属件的所述第一端表面设置阻挡层；
    所述在所述芯片正面形成透明保护层之后，所述方法包括：去除所述阻挡层，以使所述第一端表面露出。
  7. 根据权利要求1所述的封装方法，其特征在于，所述利用导电连接件电性连接所述金属件的所述第一端和电路板，包括：
    利用导线电性连接所述金属件的所述第一端和所述电路板。
  8. 根据权利要求1所述的封装方法，其特征在于，所述利用导电连接件电性连接所述金属件的所述第一端和电路板，包括：
    利用具有导电性能的折板电性连接所述金属件的所述第一端和所述电路板。
  9. 根据权利要求8所述的封装方法，其特征在于，所述折板包括互相连接的第一部和第二部；所述第一部与所述芯片的正面平行，且所述第一部沿朝向所述芯片方向延伸；所述第二部与所述芯片的侧壁平行，且所述第二部紧靠所述芯片的侧壁设置；所述第一部与所述金属件的所述第一端电连接，所述第二部面向所述电路板一侧与所述电路板电连接。
  10. 根据权利要求8所述的封装方法，其特征在于，所述折板包括第一部、第二部、第三部；其中，所述第一部通过所述第二部与所述第三部连接，所述第一部与所述芯片的正面平行，且所述第一部沿朝向所述芯片方向延伸；所述第二部与所述芯片的侧壁平行，且所述第二部紧靠所述芯片的侧壁设置；所述第三部向远离芯片方向延伸，且所述第三部与所述电路板的表面平行，所述第一部与所述金属件的所述第一端电连接，所述第三部面向所述电路板一侧与所述电路板电连接。
  11. 一种半导体封装器件，其特征在于，所述封装器件包括：
    芯片，所述芯片包括正面和背面，所述芯片的正面设置有感光区和位于感光区周围的焊盘；
    金属件，位于所述焊盘背对所述芯片一侧；
    透明保护层，覆盖所述芯片的正面且所述金属件的第一端凸出于所述透明保护层；
    电路板，位于所述芯片的背面；
    导电连接件，电性连接所述金属件从所述透明保护层中露出的所述第一端的表面和所述电路板，以使得所述芯片与所述电路板电连接。
  12. 根据权利要求11所述的器件，其特征在于，所述透明保护层由旋涂、 点胶或印刷的方式形成。
  13. 根据权利要求11所述的器件，其特征在于，所述透明保护层为经紫外线照射或者烘烤的方式固化后的材质。
  14. 根据权利要求11所述的器件，其特征在于，所述导电连接件为导线。
  15. 根据权利要求11所述的器件，其特征在于，所述导电连接件为具有导电性能的折板，所述折板包括互相连接的第一部和第二部；所述第一部与所述芯片的正面平行，且所述第一部沿朝向所述芯片方向延伸；所述第二部与所述芯片的侧壁平行，且所述第二部紧靠所述芯片的侧壁设置；所述第一部与所述金属件的所述第一端电连接，所述第二部面向所述电路板一侧与所述电路板电连接。
  16. 根据权利要求11所述的器件，其特征在于，所述导电连接件为具有导电性能的折板，所述折板包括第一部、第二部、第三部；其中，所述第一部通过所述第二部与所述第三部连接，所述第一部与所述芯片的正面平行，且所述第一部沿朝向所述芯片方向延伸；所述第二部与所述芯片的侧壁平行，且所述第二部紧靠所述芯片的侧壁设置；所述第三部向远离芯片方向延伸，且所述第三部与所述电路板的表面平行，所述第一部与所述金属件的所述第一端电连接，所述第三部面向所述电路板一侧与所述电路板电连接。
  17. 根据权利要求15或16所述的器件，其特征在于，所述折板为全金属材料。
  18. 根据权利要求15或16所述的器件，其特征在于，所述折板包括金属材料和位于金属材料周围的绝缘材料。
  19. 根据权利要求11所述的器件，其特征在于，所述金属件为金属凸柱。
  20. 根据权利要求11所述的器件，其特征在于，所述器件还包括：胶膜，位于所述芯片的背面和所述电路板之间。
PCT/CN2019/082312 2018-11-12 2019-04-11 一种半导体芯片封装方法及半导体封装器件 WO2020098214A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US17/308,473 US11948911B2 (en) 2018-11-12 2021-05-05 Semiconductor packaging method and semiconductor package device

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
CN201811341984.4A CN111180474A (zh) 2018-11-12 2018-11-12 一种半导体封装器件
CN201811341983.X 2018-11-12
CN201811341986.3 2018-11-12
CN201811341984.4 2018-11-12
CN201811341983.XA CN109473364A (zh) 2018-11-12 2018-11-12 一种半导体芯片封装方法
CN201811341986.3A CN109524311B (zh) 2018-11-12 2018-11-12 一种半导体芯片封装方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US17/308,473 Continuation US11948911B2 (en) 2018-11-12 2021-05-05 Semiconductor packaging method and semiconductor package device

Publications (1)

Publication Number Publication Date
WO2020098214A1 true WO2020098214A1 (zh) 2020-05-22

Family

ID=70731236

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2019/082312 WO2020098214A1 (zh) 2018-11-12 2019-04-11 一种半导体芯片封装方法及半导体封装器件

Country Status (2)

Country Link
US (1) US11948911B2 (zh)
WO (1) WO2020098214A1 (zh)

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001196504A (ja) * 2000-01-07 2001-07-19 Nec Corp 半導体パッケージ素子、３次元半導体装置及びこれらの製造方法
US6747261B1 (en) * 2003-01-09 2004-06-08 Kingpak Technology Inc. Image sensor having shortened wires
CN1875476A (zh) * 2003-09-26 2006-12-06 德塞拉股份有限公司 制造包括可流动导电介质的加盖芯片的结构和方法
JP2015018932A (ja) * 2013-07-11 2015-01-29 日本特殊陶業株式会社 配線基板
CN107039365A (zh) * 2015-11-23 2017-08-11 精材科技股份有限公司 晶片封装体及其制造方法
CN109473364A (zh) * 2018-11-12 2019-03-15 通富微电子股份有限公司 一种半导体芯片封装方法
CN109524311A (zh) * 2018-11-12 2019-03-26 通富微电子股份有限公司 一种半导体芯片封装方法

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6627864B1 (en) * 1999-11-22 2003-09-30 Amkor Technology, Inc. Thin image sensor package
IL133453A0 (en) * 1999-12-10 2001-04-30 Shellcase Ltd Methods for producing packaged integrated circuit devices and packaged integrated circuit devices produced thereby
US7419852B2 (en) * 2004-08-27 2008-09-02 Micron Technology, Inc. Low temperature methods of forming back side redistribution layers in association with through wafer interconnects, semiconductor devices including same, and assemblies
KR101100790B1 (ko) * 2006-09-15 2012-01-02 후지쯔 세미컨덕터 가부시키가이샤 반도체 장치 및 그 제조 방법
KR100769722B1 (ko) * 2006-10-10 2007-10-24 삼성전기주식회사 이미지센서의 웨이퍼 레벨 칩 스케일 패키지 및 그제조방법
US20080191333A1 (en) * 2007-02-08 2008-08-14 Advanced Chip Engineering Technology Inc. Image sensor package with die receiving opening and method of the same
US7923298B2 (en) * 2007-09-07 2011-04-12 Micron Technology, Inc. Imager die package and methods of packaging an imager die on a temporary carrier
US20130175650A1 (en) * 2012-01-05 2013-07-11 Apple Inc Cover for image sensor assembly with light absorbing layer
US9666730B2 (en) * 2014-08-18 2017-05-30 Optiz, Inc. Wire bond sensor package
US9450004B2 (en) * 2014-11-14 2016-09-20 Omnivision Technologies, Inc. Wafer-level encapsulated semiconductor device, and method for fabricating same
US10164602B2 (en) * 2015-09-14 2018-12-25 Samsung Electro-Mechanics Co., Ltd. Acoustic wave device and method of manufacturing the same
JP2017175004A (ja) * 2016-03-24 2017-09-28 ソニー株式会社 チップサイズパッケージ、製造方法、電子機器、および内視鏡
JP2017174994A (ja) * 2016-03-24 2017-09-28 ソニー株式会社 撮像装置、電子機器
US9996725B2 (en) * 2016-11-03 2018-06-12 Optiz, Inc. Under screen sensor assembly
US9905722B1 (en) * 2016-12-27 2018-02-27 Advanced Semiconductor Engineering, Inc. Optical device, optical module structure and manufacturing process
US10340250B2 (en) * 2017-08-15 2019-07-02 Kingpak Technology Inc. Stack type sensor package structure

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001196504A (ja) * 2000-01-07 2001-07-19 Nec Corp 半導体パッケージ素子、３次元半導体装置及びこれらの製造方法
US6747261B1 (en) * 2003-01-09 2004-06-08 Kingpak Technology Inc. Image sensor having shortened wires
CN1875476A (zh) * 2003-09-26 2006-12-06 德塞拉股份有限公司 制造包括可流动导电介质的加盖芯片的结构和方法
JP2015018932A (ja) * 2013-07-11 2015-01-29 日本特殊陶業株式会社 配線基板
CN107039365A (zh) * 2015-11-23 2017-08-11 精材科技股份有限公司 晶片封装体及其制造方法
CN109473364A (zh) * 2018-11-12 2019-03-15 通富微电子股份有限公司 一种半导体芯片封装方法
CN109524311A (zh) * 2018-11-12 2019-03-26 通富微电子股份有限公司 一种半导体芯片封装方法

Also Published As

Publication number Publication date
US11948911B2 (en) 2024-04-02
US20210257334A1 (en) 2021-08-19

Similar Documents

Publication Publication Date Title
JP4246132B2 (ja) 半導体装置およびその製造方法
US7935568B2 (en) Wafer-level fabrication of lidded chips with electrodeposited dielectric coating
US7807508B2 (en) Wafer-level fabrication of lidded chips with electrodeposited dielectric coating
JP5258807B2 (ja) 半導体装置の製造方法
JP4139803B2 (ja) 半導体装置の製造方法
JP2003347441A (ja) 半導体素子、半導体装置、及び半導体素子の製造方法
CN100395886C (zh) 半导体器件的制造方法
JP4743631B2 (ja) 半導体装置及びその製造方法
TW200832644A (en) Water level package with good CTE performance and method of the same
JP2006210888A (ja) 半導体パッケージ及びその製造方法
TW201110309A (en) Stacking package structure with chip embedded inside and die having through silicon via and method of the same
JP4372241B2 (ja) 固体撮像装置の製造方法
JP2005235860A (ja) 半導体装置及びその製造方法
TW201121015A (en) Substrate structure with die embedded inside and dual build-up layers over both side surfaces and method of the same
JP2009033153A (ja) 半導体素子パッケージ用の相互接続構造およびその方法
CN109524311B (zh) 一种半导体芯片封装方法
WO2020098214A1 (zh) 一种半导体芯片封装方法及半导体封装器件
CN109390365A (zh) 一种半导体芯片封装方法
CN109545806A (zh) 一种半导体芯片封装方法
CN109545808A (zh) 一种半导体芯片封装方法
WO2020098213A1 (zh) 一种半导体芯片封装方法及半导体封装器件
WO2020098211A1 (zh) 一种半导体芯片封装方法及半导体封装器件
WO2020098215A1 (zh) 一种半导体芯片封装方法及封装器件
JP2004006835A (ja) 半導体装置及びその製造方法
CN109390364A (zh) 一种半导体芯片封装方法

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 19885113

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 19885113

Country of ref document: EP

Kind code of ref document: A1