WO2018211685A1 - 電子モジュール - Google Patents

電子モジュール Download PDF

Info

Publication number
WO2018211685A1
WO2018211685A1 PCT/JP2017/018829 JP2017018829W WO2018211685A1 WO 2018211685 A1 WO2018211685 A1 WO 2018211685A1 JP 2017018829 W JP2017018829 W JP 2017018829W WO 2018211685 A1 WO2018211685 A1 WO 2018211685A1
Authority
WO
WIPO (PCT)
Prior art keywords
electronic element
extending
substrate
connection body
electronic
Prior art date
Application number
PCT/JP2017/018829
Other languages
English (en)
French (fr)
Inventor
康亮 池田
理 松嵜
Original Assignee
新電元工業株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 新電元工業株式会社 filed Critical 新電元工業株式会社
Priority to US16/614,316 priority Critical patent/US11276663B2/en
Priority to PCT/JP2017/018829 priority patent/WO2018211685A1/ja
Priority to JP2018538251A priority patent/JP6952042B2/ja
Priority to CN201780090149.5A priority patent/CN110612604A/zh
Priority to NL2020939A priority patent/NL2020939B1/en
Priority to TW107117088A priority patent/TWI680561B/zh
Publication of WO2018211685A1 publication Critical patent/WO2018211685A1/ja

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L24/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/492Bases or plates or solder therefor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49517Additional leads
    • H01L23/49524Additional leads the additional leads being a tape carrier or flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49537Plurality of lead frames mounted in one device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49548Cross section geometry
    • H01L23/49551Cross section geometry characterised by bent parts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49562Geometry of the lead-frame for devices being provided for in H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49575Assemblies of semiconductor devices on lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5385Assembly of a plurality of insulating substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L24/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/074Stacked arrangements of non-apertured devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601Structure
    • H01L2224/0603Bonding areas having different sizes, e.g. different heights or widths
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/32227Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the layer connector connecting to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/331Disposition
    • H01L2224/3318Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/33181On opposite sides of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/4005Shape
    • H01L2224/4007Shape of bonding interfaces, e.g. interlocking features
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/4005Shape
    • H01L2224/4009Loop shape
    • H01L2224/40095Kinked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401Disposition
    • H01L2224/40151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/40221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/40225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/40227Connecting the strap to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401Disposition
    • H01L2224/40151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/40221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/40245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/404Connecting portions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/404Connecting portions
    • H01L2224/40475Connecting portions connected to auxiliary connecting means on the bonding areas
    • H01L2224/40499Material of the auxiliary connecting means
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73215Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73221Strap and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73263Layer and strap connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/842Applying energy for connecting
    • H01L2224/84201Compression bonding
    • H01L2224/84205Ultrasonic bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848Bonding techniques
    • H01L2224/84801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848Bonding techniques
    • H01L2224/8485Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/921Connecting a surface with connectors of different types
    • H01L2224/9212Sequential connecting processes
    • H01L2224/92142Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92147Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/921Connecting a surface with connectors of different types
    • H01L2224/9212Sequential connecting processes
    • H01L2224/92152Sequential connecting processes the first connecting process involving a strap connector
    • H01L2224/92157Sequential connecting processes the first connecting process involving a strap connector the second connecting process involving a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92246Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92Specific sequence of method steps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13091Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Definitions

  • the present invention relates to an electronic module.
  • connection body on one side (for example, the front surface side) of the electronic element and provide another electronic element on one side of the connection body.
  • the present invention provides an electronic module that can provide high heat dissipation even when the first electronic element and the second electronic element are stacked.
  • An electronic module comprises: A first substrate; A first conductor layer provided on one side of the first substrate; A first electronic element provided on one side of the first conductor layer; A second electronic element provided on one side of the first electronic element; A second head portion provided on one side of the second electronic element, and a second head portion extending from the second head portion to the other side and contacting the first substrate or the first conductor layer. Connected body, May be provided.
  • the second connection body may have a plurality of extending portions.
  • the extending portion may include a surface extending portion extending in the surface direction from the second head portion and a height extending portion extending from the surface extending portion to the other side.
  • the extension part may have an extension base end part extending in the surface direction.
  • An electronic module comprises: A first connection body provided on one side of the first electronic element and on the other side of the second electronic element;
  • the first connection body includes a first head portion on which the second electronic element is provided on one side, and a support portion that extends from the first head portion to the other side and contacts the first substrate or the first conductor layer. You may have.
  • the second connection body has a plurality of extending portions;
  • the first connection body may have a plurality of support portions.
  • Each extension has a surface extension
  • Each support part has a surface direction support part
  • the planar extension portion may not overlap the planar support portion.
  • An electronic module comprises: A first substrate; A first electronic element provided on one side of the first substrate; A second electronic element provided on one side of the first electronic element; A second connection body having a second head portion provided on one side of the second electronic element, and an extending portion extending from the second head portion to the other side and in contact with the first substrate;
  • the first substrate may be a metal substrate.
  • a second head portion provided on one side of the second electronic element, and an extending portion that extends from the second head portion to the other side and contacts the first substrate or the first conductor layer.
  • FIG. 1 is a longitudinal sectional view of an electronic module that can be used in the first embodiment of the present invention.
  • FIG. 2 is a plan view of an electronic module that can be used in the first embodiment of the present invention.
  • FIG. 3A is a longitudinal sectional view of a first connection body that can be used in the first embodiment of the present invention, and FIG. 3B is used in the first embodiment of the present invention. It is a longitudinal cross-sectional view of another possible first connection body.
  • FIG. 4 is an electronic module that can be used in the first embodiment of the present invention, and is a longitudinal sectional view cut along a cross section different from FIG.
  • FIG. 5 is a plan view of an electronic module that can be used in the second embodiment of the present invention.
  • FIG. 6 is a side view of an electronic module that can be used in the second embodiment of the present invention.
  • FIG. 7 is a perspective view of an electronic module that can be used in the third embodiment of the present invention.
  • FIG. 8 is a plan view of an electronic module that can be used in the third embodiment of the present invention.
  • FIG. 9 is a side view of an electronic module that can be used in the third embodiment of the present invention.
  • FIG. 10 is a plan view of an electronic module that can be used in the fourth embodiment of the present invention.
  • FIG. 11 is a longitudinal sectional view of an electronic module that can be used in the fifth embodiment of the present invention.
  • FIG. 12 is a longitudinal sectional view of an electronic module that can be used in the fifth embodiment of the present invention, and is a longitudinal sectional view cut in a direction different from FIG.
  • first direction the left and right direction
  • second direction the front and back direction of the paper surface
  • third direction An in-plane direction including the second direction and the third direction
  • plane direction when viewed from above in FIG.
  • the electronic module of the present embodiment may have a first electronic unit and a second electronic unit.
  • the first electronic unit is provided on a first substrate 11, a plurality of first conductor layers 12 provided on one side of the first substrate 11, and one side of the first conductor layer 12.
  • the first electronic element 13 may be included.
  • the first electronic element 13 may be a switching element or a control element.
  • the first electronic element 13 may be a MOSFET.
  • Each of the first electronic element 13 and the second electronic element 23 described later may be composed of a semiconductor element, and the semiconductor material may be silicon, silicon carbide, gallium nitride, or the like.
  • the other surface of the first electronic element 13 may be connected to the first conductor layer 12 via a conductive adhesive such as solder.
  • the first connection body 60 may be provided on one side of the first electronic element 13.
  • the first connection body 60 may be connected to one surface of the first electronic element 13 via a conductive adhesive such as solder.
  • a second electronic unit may be provided on one side of the first connection body 60.
  • the second electronic unit may have a second electronic element 23 provided on one side of the first connection body 60.
  • the second electronic unit may include a second substrate 21 and a second conductor layer 22 provided on the other side of the second substrate 21.
  • a second connection body 70 may be provided on the other side of the second conductor layer 22.
  • the second electronic element 23 may be provided on the second conductor layer 22, unlike the embodiment shown in FIG. 1.
  • the second connection body 70 may be connected to one surface of the second electronic element 23 and the other surface of the second conductor layer 22 via a conductive adhesive such as solder.
  • the second electronic element 23 may be a switching element or a control element.
  • the first electronic element 13 may be a MOSFET.
  • the first connection body 60 may include a first head portion 61 and a first column portion 62 extending from the first head portion 61 to the other side.
  • the second connector 70 may include a second head portion 71 and a second column portion 72 extending from the second head portion 71 to the other side.
  • the first connection body 60 may have a substantially T-shaped cross section.
  • the second connection body 70 of the present embodiment may have one or more extending portions 75 extending from the second head portion 71 to the other side, and as shown in FIG. 75a, 75b). Further, in the present embodiment, description will be made using an aspect in which two extending portions 75 are provided, but the present invention is not limited to this, and three extending portions as in a second embodiment to be described later. 75 may be used, and four or more extending portions 75 may be used.
  • the extended portion 75 may have an extended proximal end portion 79 extending in the surface direction.
  • the extension part 75 has the 1st extension part 75a and the 2nd extension part 75b
  • the 1st extension part 75a has the 1st extension base end part 79a
  • the 2nd extension part 75b You may have the 2nd extension base end part 79b.
  • Each of the extending portions 75 may contact the first substrate 11 or the first conductor layer 12. As an example, each of the extending portions 75 may abut on the first conductor layer 12. The first conductor layer 12 connected to the extending portion 75 may not be electrically connected to the other first conductor layer 12, the second conductor layer 22, the first electronic element 13, and the second electronic element 23. Good.
  • the extending portion 75 shown in FIG. 1 has a height extending portion 175 (175a, 175b) extending in the height direction (first direction), as will be described in the second embodiment.
  • the surface extending portion 176 extending in the surface direction from the second head portion 71 is not provided.
  • the second head portion 71 may have a substantially rectangular shape in plan view. If it has four opposing sides, it corresponds to the “substantially rectangular shape” of the present embodiment, and even if it has a right-angled corner or an arc-shaped corner, Corresponds to “shape”.
  • a first groove portion 64 may be provided on one surface of the first head portion 61.
  • the first groove portion 64 may be provided on at least a part of the periphery of the first column portion 62 or may be provided on the entire periphery of the first column portion 62 in plan view.
  • the cross section of the first groove portion 64 may be rectangular as shown in FIG. 3B, or may be triangular as shown in FIG.
  • the triangle shape may be a right triangle or an isosceles triangle.
  • a second groove may also be provided on one surface of the second head portion 71.
  • the second groove portion may be provided on at least a part of the peripheral edge of the second pillar portion 72 in plan view, or may be provided on the entire peripheral edge of the second pillar portion.
  • the cross section of the second groove may also be rectangular as shown in FIG. 3B, or may be triangular as shown in FIG.
  • the triangle shape may be a right triangle or an isosceles triangle.
  • a third connection body 80 may be provided on one side of the second electronic element 23.
  • the third connection body 80 may have a third head portion 81 and a third column portion 82 extending from the third head portion 81 to the other side.
  • the third connector 80 may be connected to the other surface of the second conductor layer 22 and the one surface of the second electronic element 23 via a conductive adhesive such as solder.
  • FIG. 4 is a longitudinal sectional view cut at a location where the extension portion 75 is not provided, and the extension portion 75 is not shown.
  • the vertical cross section which has the 3rd pillar part 82 does not become a substantially T shape, and you may utilize the general connector 85 (refer FIG. 7).
  • the first electronic element 13 may be exposed outward from the second head portion 71 in plan view.
  • the first electronic element 13 is a switching element such as a MOSFET
  • the first gate terminal 13g or the like may be provided on one surface.
  • the second electronic element 23 is a switching element such as a MOSFET
  • a second gate terminal 23g or the like may be provided on one surface.
  • the first electronic element 13 shown in FIG. 2 has a first gate terminal 13g and a first source terminal 13s on one side
  • the second electronic element 23 has a second gate terminal 23g and a first source terminal 13s on one side. Two source terminals 23s are provided.
  • the second connection body 70 is connected to the second source terminal 23s of the second electronic element 23 via a conductive adhesive
  • the third connection body 80 is conductive to the second gate terminal 23g of the second electronic element 23. It may be connected via an adhesive.
  • the 1st connection body 60 may connect the 1st source terminal 13s of the 1st electronic element 13, and the 2nd drain terminal provided in the other side of the 2nd electronic element 23 via a conductive adhesive.
  • the first drain terminal provided on the other side of the first electronic element 13 may be connected to the first conductor layer 12 via a conductive adhesive.
  • the first gate terminal 13g of the first electronic element 13 is connected to a fourth connection body (for example, a connector) via a conductive adhesive, and the fourth connection body is connected to the first conductor layer 12 via the conductive adhesive. May be connected.
  • the second electronic element 23 placed on the first connection body 60 is a control element having low heat generation
  • the electronic element 13 may be a switching element
  • the first electronic element 13 may be a control element having low heat generation
  • the electronic module seals the first electronic element 13, the second electronic element 23, the first connection body 60, the second connection body 70, the third connection body 80, the first conductor layer 12 and the second conductor layer 22.
  • the first conductor layer 12 may be connected to a terminal portion (not shown), and the distal end side of the terminal portion may be exposed to the outside of the sealing portion 90 so that it can be connected to an external device.
  • a chip module may be comprised by the 1st electronic element 13, the 2nd electronic element 23, the 1st connection body 60, the 2nd connection body 70, the 3rd connection body 80, and the 4th connection body.
  • the chip module having the first electronic element 13, the second electronic element 23, the first connection body 60, the second connection body 70, the third connection body 80, and the fourth connection body is connected to the first conductor layer 12.
  • the electronic module may be manufactured by sealing between the first substrate 11 provided with the second substrate 21 provided with the second conductor layer 22 and then sealing with the sealing portion 90.
  • the first substrate 11 and the second substrate 21 a ceramic substrate, an insulating resin layer, or the like can be adopted.
  • a material mainly composed of Ag or Cu can be used.
  • a metal such as Cu can be used.
  • the bonding between the terminal portion and the conductor layers 12 and 22 is not limited to a mode in which a conductive adhesive such as solder is used, but laser welding may be used or ultrasonic bonding may be used.
  • the heat from the second electronic element 23 can be efficiently radiated, and a high heat radiating effect can be realized.
  • a repulsive force that pushes the second substrate 21 back to one side by the second connecting body 70 can be applied. That is, a force is applied to the first substrate 11 and the second substrate 21 to be warped or distorted by the application of heat in the manufacturing process or the like, but by using the second connection body 70 having a plurality of extending portions 75. This is advantageous in that warpage and distortion of the first substrate and the second substrate can be prevented.
  • the second head portion 71 of the second connection body 70 may be provided so as to straddle the second electronic element 23.
  • the extending portion 75 includes a first extending portion 75 a extending from one of the peripheral portions of the second head portion 71, and a second extending portion 75 b extending from another peripheral portion of the head portion. You may have.
  • this mode it is beneficial in that the second connection body 70 can be arranged on the first substrate 11 or the first conductor layer 12 in a more balanced manner.
  • the second connecting body 70 can be disposed on the first substrate 11 or the first conductor layer 12 in a more balanced manner, and the extending portion 75 can be extended. Since the contact area with the 1st board
  • the second connecting body 70 has the second column portion 72 extending from the second head portion 71 to the other side
  • a space can be provided on one side of the second electronic element 23, It is possible to prevent heat generated from the electronic element 23 from being generated.
  • the third connecting body 80 has a third column portion 82 extending from the third head portion 81 to the other side
  • one side of the second electronic element 23 is also used. Thus, it is possible to prevent the heat generated from the second electronic element 23 from being generated.
  • the first connection body 60 adopts an embodiment having the first column portion 62
  • the first electronic element 13 and the second electronic element 23 can be separated to a certain extent, It is beneficial in that it can escape.
  • each of the 1st electronic element 13 and the 2nd electronic element 23 is a switching element, it is easy to heat, but the aspect which the some extension part 75 contact
  • first embodiment two extending portions 75 are provided.
  • second embodiment as shown in FIGS. 5 and 6, three extending portions 75 (75a) are provided.
  • -75c) is provided.
  • the extending portion 75 extends in the surface direction from the second head portion 71 in the surface direction 176 (176a-176c) and extends from the surface direction extending portion 176 in the height direction (first direction).
  • All the aspects demonstrated in 1st Embodiment are employable.
  • the members described in the first embodiment will be described using the same reference numerals.
  • the surface direction extending part 176 means a part where the size in the width direction is smaller than that of the second head part 71.
  • the first extending portion 75a has a first surface direction extending portion 176a and a first height direction extending portion 175a
  • 75b has a second surface direction extending portion 176b and a second height direction extending portion 175b
  • a third extending portion 75c has a third surface direction extending portion 176c and a third height direction extending portion 175c.
  • the first connection body 60 having a substantially T-shaped cross section is used.
  • the first connection body 60 of the present embodiment is One head portion 61 and three support portions 65 (65a-65c) extending from the first head portion 61 to the other side are provided.
  • the support 65 is in contact with the first conductor layer 12 or the first substrate 11.
  • all the aspects demonstrated by said each embodiment are employable.
  • the members described in the above embodiments will be described using the same reference numerals.
  • Each of the support portions 65 may have a support base end portion 69 (69a-69c) that extends in the surface direction and contacts the first substrate 11 or the first conductor layer 12. Further, it is not necessary to provide the support base end portion 69 in each of the plurality of support portions 65, the support base end portion 69 is provided in a part of the plurality of support portions 65, and the support base end portion 69 is provided in the remaining portion. It may not be provided.
  • the first connection body 60 can be arranged on the first substrate 11 or the first conductor layer 12 in a more balanced manner. Since the contact area with the 1st board
  • Each of the support portions 65 may contact the first substrate 11 or the first conductor layer 12. As an example, each of the support portions 65 may abut on the first conductor layer 12.
  • the first conductor layer 12 connected to the support portion 65 is not electrically connected to the other first conductor layer 12, second conductor layer 22, first electronic element 13, and second electronic element 23.
  • the first head portion 61 may have a substantially rectangular shape in plan view.
  • the support part 65 may be provided corresponding to the three sides of the first head part 61 (see FIG. 8).
  • the extending portion 75 includes a surface extending portion 176 (176a-176c) extending in the surface direction from the second head portion 71 and a height extending from the surface extending portion 176 in the height direction (first direction). You may have the direction extension part 175 (175a-175c).
  • the support portion 65 includes a surface direction support portion 166 (166a to 166c) extending in the surface direction from the first head portion 61 and a height direction extending from the surface direction support portion 166 in the height direction (first direction). Support portions 165 (165a to 165c) may be included.
  • the surface direction support part 166 means the part where the magnitude
  • Each of the surface direction extending portion 176 and the surface direction supporting portion 166 may not overlap in plan view. Employing such an aspect is advantageous in that the size in the surface direction can be reduced.
  • a first extending portion 75a, a second extending portion 75b, and a third extending portion 75b are provided, and the first supporting portion 65a and the second supporting portion are provided. 65b and a third support portion 65b are provided.
  • the 1st extension part 75a has the 1st surface direction extension part 176a and the 1st height direction extension part 175a
  • the 2nd extension part 75b has the 2nd surface direction extension part 176b and the 2nd height.
  • the third extending portion 75c has a third surface extending portion 176c and a third height extending portion 175c.
  • the first support portion 65a has a first surface direction support portion 166a and a first height direction support portion 165a
  • the second support portion 65b has a second surface direction support portion 166b and a second height direction support portion 165b
  • the third support portion 65c has a third surface direction support portion 166c and a third height direction support portion 165c.
  • the direction in which the first surface direction extending portion 176a extends from the second head portion 71 (the right direction in FIG. 8) and the direction in which the first surface direction support portion 166a extends from the first head portion 61 are provided.
  • (Left direction in FIG. 8) is opposite to the plan view.
  • the second surface direction extending portion 176b extends from the second head portion 71 (upward direction in FIG. 8) and the third surface direction support portion 166c extends from the first head portion 61 (upward direction in FIG. 8).
  • the third surface direction extending portion 176c extends from the second head portion 71 (downward in FIG. 8) and the second surface direction support portion 166b extends from the first head portion 61 (downward in FIG. 8).
  • the first electronic element 13 and the second electronic element 23 are arranged so as to be shifted in the plane direction, and the first terminal such as the first gate terminal 13g and the second terminal such as the second gate terminal 23g are arranged.
  • a space for connecting a connector or a wire to the first gate terminal 13g and the second gate terminal 23g can be secured.
  • the process of connecting a connector or a wire to the first gate terminal 13g and the second gate terminal 23g can be performed after the first connection body 60 and the second connection body 70 are placed. It is beneficial in that it can be done.
  • the support portion 65 includes the surface direction support portion 166, as shown in FIG. 9, the first electronic element 13 and the second electronic element 23 can be arranged shifted in the third direction of the surface direction, This is advantageous in that the area where the heat generation of the first electronic element 13 and the second electronic element 23 overlaps can be reduced.
  • the present invention is not limited to this, and four or more support portions 65 may be provided. As shown in a fourth embodiment and a fifth embodiment described later, only two support portions 65 are provided. May be used.
  • the 1st electronic element 13 and the 2nd electronic element 23 are used. They can be shifted in plan view. By disposing the first electronic element 13 and the second electronic element 23 in this manner, it is possible to suppress the heat dissipation from being reduced due to the mutual heat overlap.
  • a first extension part 75a and a second extension part 75b are provided, and a first support part 65a and a second support part 65b are provided.
  • the 1st extension part 75a has the 1st surface direction extension part 176a and the 1st height direction extension part 175a
  • the 2nd extension part 75b has the 2nd surface direction extension part 176b and the 2nd height.
  • a longitudinally extending portion 175b is provided.
  • the first support portion 65a has a first surface direction support portion 166a and a first height direction support portion 165a
  • the second support portion 65b has a second surface direction support portion 166b and a second height direction support portion 165b. is doing.
  • a direction in which the first surface direction extending portion 176a extends from the second head portion 71 and a direction in which the second surface direction extending portion 176b extends from the second head portion 71 (the left-right direction in FIG. 10: the second direction);
  • the direction in which the first surface direction support portion 166a extends from the first head portion 61 and the direction in which the second surface direction support portion 166b extends from the first head portion 61 (vertical direction in FIG. 10: the third direction) are orthogonal in a plan view. It has become a direction.
  • the width of the extension part 75 and the width of the support part 65 can be increased while preventing them from interfering with each other.
  • the width of the extending portion 75 in this way, it is beneficial in that the heat dissipation by the extending portion 75 can be improved and the stability of the extending portion 75 can be improved.
  • the width of the support portion 65 it is advantageous in that the heat dissipation by the support portion 65 can be improved and the stability of the support portion 65 can be improved.
  • the support part 65 has the surface direction support part 166, even if the width
  • the first extending portion 75a has a first surface direction extending portion 176a and a first height direction extending portion 175a, and the second extending portion 75b extends in the second surface direction.
  • the support portion 166a and the second surface direction support portion 166b are not provided, and the first extension portion 75a extends in the first height direction as shown in FIG. 12 showing a longitudinal section along the second direction.
  • Part 175a, the second extension part 75b has a second height direction extension part 175b, in the third direction
  • the first support portion 65a has a first height direction support portion 165a
  • the second support portion 65b has a second height direction support portion 165b. It has become.
  • Other configurations are the same as those of the fourth embodiment.
  • all aspects described in the above embodiments can be employed. The members described in the above embodiments will be described using the same reference numerals.
  • the first surface direction extending portion 176a, the second surface direction extending portion 176b, the first surface direction supporting portion 166a, and the second surface direction supporting portion 166b are not provided. Can be reduced in size.
  • the present invention is not limited to the modes of the fourth embodiment and the fifth embodiment, and the extending portion 75 includes the surface direction extending portion 176, but the support portion 65 is the surface direction support portion 166. It may be an aspect not having. On the contrary, although the extension part 75 does not have the surface direction extension part 176, the support part 65 may become the aspect which has the surface direction support part 166.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Geometry (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Combinations Of Printed Boards (AREA)
  • Coupling Device And Connection With Printed Circuit (AREA)

Abstract

電子モジュールは、第一基板11と、前記第一基板11の一方側に設けられた第一導体層12と、前記第一導体層12の一方側に設けられた第一電子素子13と、前記第一電子素子13の一方側に設けられた第一接続体60と、前記第一接続体60の一方側に設けられた第二電子素子23と、前記第二電子素子23の一方側に設けられた第二ヘッド部71と、前記第二ヘッド部71から他方側に延び、前記第一基板11又は前記第一導体層12と当接する延在部75とを有する第二接続体70と、を有する。

Description

電子モジュール
 本発明は、電子モジュールに関する。
 複数の電子素子が封止樹脂内に設けられた電子モジュールが従来から知られている(例えば特開2014-45157号参照)。このような電子モジュールに関して小型化することが望まれている。
 小型化する一つの手段として、電子素子を層状に積み重ねていく態様を採用することが考えられる。その際には、電子素子の一方側(例えばおもて面側)に接続体を設け、当該接続体の一方側に別の電子素子を設けることが考えられる。
 このように接続体に電子素子を設ける態様を採用した場合には、第一電子素子と第二電子素子とが近接した位置に位置づけられることから、熱が籠りやすく放熱性を高めることも必要になる。
 本発明は、第一電子素子と第二電子素子とを積層する態様を採用した場合であっても、高い放熱性を提供できる電子モジュールを提供する。
 本発明による電子モジュールは、
 第一基板と、
 前記第一基板の一方側に設けられた第一導体層と、
 前記第一導体層の一方側に設けられた第一電子素子と、       
 前記第一電子素子の一方側に設けられた第二電子素子と、
 前記第二電子素子の一方側に設けられた第二ヘッド部と、前記第二ヘッド部から他方側に延び、前記第一基板又は前記第一導体層と当接する延在部とを有する第二接続体と、
 を備えてもよい。
 本発明による電子モジュールにおいて、
 前記第二接続体は複数の延在部を有してもよい。
 本発明による電子モジュールにおいて、
 前記延在部は、前記第二ヘッド部から面方向に延びた面方向延在部と、前記面方向延在部から他方側に延びた高さ方向延在部とを有してもよい。
 本発明による電子モジュールにおいて、
 前記延在部は、面方向で延びた延在基端部を有してもよい。
 本発明による電子モジュールは、
 前記第一電子素子の一方側であって前記第二電子素子の他方側に設けられた第一接続体をさらに備え、
 前記第一接続体は、前記第二電子素子が一方側に設けられる第一ヘッド部と、前記第一ヘッド部から他方側に延び、前記第一基板又は前記第一導体層と当接する支持部とを有してもよい。
 本発明による電子モジュールにおいて、
 前記第二接続体は複数の延在部を有し、
 前記第一接続体は複数の支持部を有してもよい。
 本発明による電子モジュールにおいて、
 各延在部は面方向延在部を有し、
 各支持部は面方向支持部を有し、
 平面視において、前記面方向延在部は前記面方向支持部と重複しなくてもよい。
 本発明による電子モジュールは、
 第一基板と、
 前記第一基板の一方側に設けられた第一電子素子と、         
 前記第一電子素子の一方側に設けられた第二電子素子と、
 前記第二電子素子の一方側に設けられた第二ヘッド部と、前記第二ヘッド部から他方側に延び、前記第一基板と当接する延在部とを有する第二接続体と、
 を備え、
 前記第一基板が金属基板であってもよい。
 本発明の一態様として、第二電子素子の一方側に設けられた第二ヘッド部と、第二ヘッド部から他方側に延び、第一基板又は第一導体層と当接する延在部とを有する第二接続体が設けられた場合には、第二電子素子からの熱を効率よく放熱することができる。
図1は、本発明の第1の実施の形態で用いられうる電子モジュールの縦断面図である。 図2、本発明の第1の実施の形態で用いられうる電子モジュールの平面図である。 図3(a)は、本発明の第1の実施の形態で用いられうる第一接続体の縦断面図であり、図3(b)は、本発明の第1の実施の形態で用いられうる別の第一接続体の縦断面図である。 図4は、本発明の第1の実施の形態で用いられうる電子モジュールであり、図1とは異なる断面で切断した縦断面図である。 図5は、本発明の第2の実施の形態で用いられうる電子モジュールの平面図である。 図6は、本発明の第2の実施の形態で用いられうる電子モジュールの側方図である。 図7は、本発明の第3の実施の形態で用いられうる電子モジュールの斜視図である。 図8は、本発明の第3の実施の形態で用いられうる電子モジュールの平面図である。 図9は、本発明の第3の実施の形態で用いられうる電子モジュールの側方図である。 図10は、本発明の第4の実施の形態で用いられうる電子モジュールの平面図である。 図11は、本発明の第5の実施の形態で用いられうる電子モジュールの縦断面図である。 図12は、本発明の第5の実施の形態で用いられうる電子モジュールの縦断面図であり、図11とは異なる方向で切断した縦断面図である。
第1の実施の形態
《構成》
 本実施の形態において、「一方側」は図1の上方側を意味し、「他方側」は図1の下方側を意味する。図1の上下方向を「第一方向」と呼び、左右方向を「第二方向」と呼び、紙面の表裏方向を「第三方向」と呼ぶ。第二方向及び第三方向を含む面内方向を「面方向」といい、図1の上方から見た場合には「平面視」という。
 本実施の形態の電子モジュールは、第一電子ユニットと、第二電子ユニットとを有してもよい。
 図1に示すように、第一電子ユニットは、第一基板11と、第一基板11の一方側に設けられた複数の第一導体層12と、第一導体層12の一方側に設けられた第一電子素子13と、を有してもよい。第一電子素子13はスイッチング素子であってもよいし、制御素子であってもよい。第一電子素子13がスイッチング素子である場合には、第一電子素子13はMOSFETであってもよい。第一電子素子13及び後述する第二電子素子23の各々は半導体素子から構成されてもよく、半導体材料としてはシリコン、炭化ケイ素、窒化ガリウム等であってもよい。第一電子素子13の他方側の面は第一導体層12とはんだ等の導電性接着剤を介して接続されてもよい。
 第一電子素子13の一方側には第一接続体60が設けられてもよい。第一接続体60は第一電子素子13の一方側の面とはんだ等の導電性接着剤を介して接続されてもよい。
 図1に示すように、第一接続体60の一方側には第二電子ユニットが設けられてもよい。第二電子ユニットは、第一接続体60の一方側に設けられた第二電子素子23を有してもよい。また、第二電子ユニットは、第二基板21と、第二基板21の他方側に設けられた第二導体層22を有してもよい。第二導体層22の他方側には第二接続体70が設けられてもよい。
 第二導体層22が設けられている場合には、図1に示す態様とは異なり、第二導体層22に第二電子素子23が設けられてもよい。第二接続体70は第二電子素子23の一方側の面及び第二導体層22の他方側の面とはんだ等の導電性接着剤を介して接続されてもよい。
 第二電子素子23はスイッチング素子であってもよいし、制御素子であってもよい。第二電子素子23がスイッチング素子である場合には、第一電子素子13はMOSFETであってもよい。
 第一接続体60は、第一ヘッド部61と、第一ヘッド部61から他方側に延びた第一柱部62を有してもよい。第二接続体70は、第二ヘッド部71と、第二ヘッド部71から他方側に延びた第二柱部72を有してもよい。
 第一接続体60は断面が略T字形状となってもよい。本実施の形態の第二接続体70は、第二ヘッド部71から他方側に延びる1つ以上の延在部75を有してもよく、図1に示すように2つの延在部75(75a、75b)を有してもよい。また、本実施の形態では2つの延在部75が設けられている態様を用いて説明するが、これに限られることはなく、後述する第2の実施の形態のように3つの延在部75が用いられてもよいし、4つ以上の延在部75が用いられてもよい。
 延在部75は面方向で延びた延在基端部79を有してもよい。延在部75が第一延在部75a及び第二延在部75bを有する場合には、第一延在部75aが第一延在基端部79aを有し、第二延在部75bが第二延在基端部79bを有してもよい。
 延在部75の各々は第一基板11又は第一導体層12に当接してもよい。一例として、延在部75の各々は第一導体層12に当接してもよい。延在部75に接続される第一導体層12は、他の第一導体層12、第二導体層22、第一電子素子13及び第二電子素子23に電気的に接続されていなくてもよい。
 図1に示す延在部75は、高さ方向(第一方向)に延びた高さ方向延在部175(175a,175b)を有しているが、第2の実施の形態で説明するような、第二ヘッド部71から面方向に延びた面方向延在部176を有していない。
 第ニヘッド部71は平面視において略矩形状からなってもよい。4つの対向する辺を有していれば本実施の形態の「略矩形状」に該当し、直角な角部を有していても円弧状の角部を有していても、「略矩形状」に該当する。
 図2に示すように、第一ヘッド部61の一方側の面には第一溝部64が設けられてもよい。第一溝部64は、平面視において、第一柱部62の周縁の少なくとも一部に設けられてもよいし、第一柱部62の周縁の全部に設けられてもよい。第一溝部64の断面は、図3(b)で示すように矩形状であってもよいし、図3(a)で示すように三角形状であってもよい。三角形状としては、直角三角形であってもよいし、二等辺三角形であってもよい。
 第二ヘッド部71の一方側の面にも第二溝部(図示せず)が設けられてもよい。第二溝部は、平面視において、第二柱部72の周縁の少なくとも一部に設けられてもよいし、第二柱部の周縁の全部に設けられてもよい。第二溝部の断面も、図3(b)で示すように矩形状であってもよいし、図3(a)で示すように三角形状であってもよい。三角形状としては、直角三角形であってもよいし、二等辺三角形であってもよい。
 図4に示すように、第二電子素子23の一方側に第三接続体80が設けられてもよい。この第三接続体80は、第三ヘッド部81と、第三ヘッド部81から他方側に延びた第三柱部82を有してもよい。第三接続体80は、はんだ等の導電性接着剤を介して第二導体層22の他方側の面及び第二電子素子23の一方側の面に接続されてもよい。なお、図4は延在部75が設けられていない箇所で切断した縦断面図であり、延在部75は示されていない。また、第三接続体80として、第三柱部82を有する縦断面が略T字形状となっているものではなく、一般的な接続子85(図7参照)を利用してもよい。
 図2に示すように、平面視において、第一電子素子13は、第二ヘッド部71から外方に露出する態様となってもよい。第一電子素子13がMOSFET等のスイッチング素子である場合には、一方側の面に第一ゲート端子13g等が設けられてもよい。同様に、第二電子素子23がMOSFET等のスイッチング素子である場合には、一方側の面に第二ゲート端子23g等が設けられてもよい。図2に示す第一電子素子13は、一方側の面に第一ゲート端子13gと第一ソース端子13sを有し、第二電子素子23は、一方側の面に第二ゲート端子23gと第二ソース端子23sを有している。この場合、第二接続体70が第二電子素子23の第二ソース端子23sに導電性接着剤を介して接続され、第三接続体80が第二電子素子23の第二ゲート端子23gに導電性接着剤を介して接続されてもよい。また、第一接続体60は第一電子素子13の第一ソース端子13sと第二電子素子23の他方側に設けられた第二ドレイン端子とを導電性接着剤を介して接続してもよい。第一電子素子13の他方側に設けられた第一ドレイン端子は導電性接着剤を介して第一導体層12に接続されてもよい。第一電子素子13の第一ゲート端子13gは導電性接着剤を介して第四接続体(例えば接続子)に接続され、当該第四接続体は導電性接着剤を介して第一導体層12に接続されてもよい。
 第一電子素子13及び第二電子素子23のいずれか一方だけがスイッチング素子の場合には、第一接続体60に載置される第二電子素子23を発熱性の低い制御素子とし、第一電子素子13をスイッチング素子にすることも考えられる。逆に、第一接続体60に載置される第二電子素子23をスイッチング素子とし、第一電子素子13を発熱性の低い制御素子にすることも考えられる。
 電子モジュールは、第一電子素子13、第二電子素子23、第一接続体60、第二接続体70、第三接続体80、第一導体層12及び第二導体層22を封止する封止樹脂等から構成される封止部90を有してもよい。
 第一導体層12は端子部(図示せず)と接続されてもよく、端子部の先端側は封止部90の外方に露出して、外部装置と接続可能となってもよい。
 また、第一電子素子13、第二電子素子23、第一接続体60、第二接続体70、第三接続体80及び第四接続体によってチップモジュールが構成されてもよい。この場合には、第一電子素子13、第二電子素子23、第一接続体60、第二接続体70、第三接続体80及び第四接続体を有するチップモジュールを、第一導体層12が設けられた第一基板11及び第二導体層22が設けられた第二基板21の間に配置した後で封止部90によって封止することで、電子モジュールが製造されてもよい。
 第一基板11及び第二基板21としては、セラミック基板、絶縁樹脂層等を採用することができる。導電性接着剤としては、はんだの他、AgやCuを主成分とする材料を用いることもできる。第一接続体60及び第二接続体70の材料としてはCu等の金属を用いることができる。なお、基板11,21としては例えば回路パターニングを施した金属基板を用いることもでき、この場合には、基板11,21が導体層12,22を兼ねることになる。
 端子部と導体層12,22との接合は、はんだ等の導電性接着剤を利用する態様だけではなく、レーザ溶接を利用してもよいし、超音波接合を利用してもよい。
《作用・効果》
 次に、上述した構成からなる本実施の形態による作用・効果の一例について説明する。なお、「作用・効果」で説明するあらゆる態様を、上記構成で採用することができる。
 本実施の形態のような延在部75を採用する場合には、第二電子素子23からの熱を効率よく放熱することができ、高い放熱効果を実現できる。
 2つ以上の延在部75が設けられている態様を採用した場合には、第二接続体70によってさらに高い放熱効果を実現できる。
 本実施の形態の態様を採用することで、第二接続体70により第二基板21を一方側に押し返す反発力を付与できるようになる。つまり、製造工程等で熱が加わることで第一基板11及び第二基板21が反ったり歪んだりしようとする力が加わるが、複数の延在部75を有する第二接続体70を用いることで第一基板及び第二基板の反りや歪みを防止できる点で有益である。
 第二接続体70の第二ヘッド部71は第二電子素子23を跨ぐようにして設けられてもよい。図1に示すように、延在部75は、第二ヘッド部71の周縁部の一つから延びる第一延在部75aと、ヘッド部の別の周縁部から延びる第二延在部75bとを有してもよい。この態様を採用した場合には、第二接続体70をよりバランスよく、第一基板11又は第一導体層12に配置することができる点で有益である。
 延在部75が面方向で延びた延在基端部79を有する場合には、第二接続体70をよりバランスよく第一基板11又は第一導体層12に配置することができ、また延在基端部79で第一基板11又は第一導体層12との接触面積を増やすことができることから、放熱効果を高めることできる。
 第二接続体70が第二ヘッド部71から他方側に延びた第二柱部72を有する態様を採用した場合には、第二電子素子23の一方側に空間を設けることができ、第二電子素子23から発生する熱が籠ることを防止できる。同様に、図4に示すように、第三接続体80が第三ヘッド部81から他方側に延びた第三柱部82を有する態様を採用した場合にも、第二電子素子23の一方側に空間を設けることができ、第二電子素子23から発生する熱が籠ることを防止できる。
 図1に示すように、第一接続体60が第一柱部62を有する態様を採用した場合には、第一電子素子13と第二電子素子23とを一定程度離間させることができ、熱を逃がすことができる点で有益である。
 なお、第一電子素子13及び第二電子素子23の各々がスイッチング素子である場合には熱が籠りやすいが、複数の延在部75が第一基板11又は第一導体層12に当接する態様を採用した場合には、当該熱を効率よく逃がすことができる点で有益である。
第2の実施の形態
 次に、本発明の第2の実施の形態について説明する。
 第1の実施の形態では延在部75が2つ設けられている態様であったが、第2の実施の形態では、図5及び図6に示すように、3つの延在部75(75a-75c)が設けられている態様となっている。また、延在部75は、第二ヘッド部71から面方向に延びた面方向延在部176(176a-176c)と、面方向延在部176から高さ方向(第一方向)に延びた高さ方向延在部175(175a-175c)とを有している。その他の構成については、第1の実施の形態と同様であり、第1の実施の形態で説明したあらゆる態様を採用することができる。第1の実施の形態で説明した部材については同じ符号を用いて説明する。
 なお、面方向延在部176は、第二ヘッド部71よりも幅方向の大きさが小さくなっている部分のことを意味している。
 図5及び図6に示すように、本実施の形態では、第一延在部75aが第一面方向延在部176a及び第一高さ方向延在部175aを有し、第二延在部75bが第二面方向延在部176b及び第二高さ方向延在部175bを有し、第三延在部75cが第三面方向延在部176c及び第三高さ方向延在部175cを有している。
 本実施の形態では3つの延在部75が設けられていることから、1つ又は2つの延在部75が設けられている態様と比較してより高い放熱効果を実現できる。
 また、3つの延在部75を採用することで、第二接続体70により第二基板21を一方側に押し返す反発力をより強くまたよりバランスよく作用させることができる点で有益である。
第3の実施の形態
 次に、本発明の第3の実施の形態について説明する。
 第1の実施の形態では、断面が略T字形状の第一接続体60が用いられていたが、本実施の形態の第一接続体60は、図7乃至図9に示すように、第一ヘッド部61と、第一ヘッド部61から他方側に延びた3つの支持部65(65a―65c)とを有している。支持体65は、第一導体層12又は第一基板11に当接するようになっている。その他の構成については、上記各実施の形態で説明したあらゆる態様を採用することができる。上記各実施の形態で説明した部材については同じ符号を用いて説明する。
 支持部65の各々は、面方向で延び、第一基板11又は第一導体層12と当接する支持基端部69(69a―69c)を有してもよい。また、複数の支持部65の各々に支持基端部69が設けられる必要はなく、複数の支持部65のうちの一部に支持基端部69が設けられ、残部に支持基端部69が設けられないようにしてもよい。
 このような支持基端部69が設けられている場合には、第一接続体60をよりバランスよく第一基板11又は第一導体層12に配置することができ、また支持基端部69で第一基板11又は第一導体層12との接触面積を増やすことができることから、放熱効果を高めることできる。
 支持部65の各々は第一基板11又は第一導体層12に当接してもよい。一例として、支持部65の各々は第一導体層12に当接してもよい。支持部65に接続される第一導体層12が他の第一導体層12、第二導体層22、第一電子素子13及び第二電子素子23に電気的に接続されておらず電気的な機能を果たさない態様を採用した場合には、支持部65が導通して予想していない挙動を第一電子素子13及び第二電子素子23が示すことを防止できる点で有益である。
 第一ヘッド部61は平面視において略矩形状からなってもよい。この場合には、支持部65は第一ヘッド部61の3辺に対応して設けられてもよい(図8参照)。
 延在部75は、第二ヘッド部71から面方向に延びた面方向延在部176(176a―176c)と、面方向延在部176から高さ方向(第一方向)に延びた高さ方向延在部175(175a―175c)とを有してもよい。また、支持部65は、第一ヘッド部61から面方向に延びた面方向支持部166(166a―166c)と、面方向支持部166から高さ方向(第一方向)に延びた高さ方向支持部165(165a―165c)とを有してもよい。なお、面方向支持部166は、第一ヘッド部61よりも幅方向の大きさが小さくなっている部分のことを意味している。
 面方向延在部176と面方向支持部166の各々は平面視において重複しないようにしてもよい。このような態様を採用した場合には、面方向における大きさを小さくすることができる点で有益である。
 より具体的には、図7乃至図9に示す態様では、第一延在部75a、第二延在部75b及び第三延在部75bが設けられ、第一支持部65a、第二支持部65b及び第三支持部65bが設けられている。そして、第一延在部75aが第一面方向延在部176a及び第一高さ方向延在部175aを有し、第二延在部75bが第二面方向延在部176b及び第二高さ方向延在部175bを有し、第三延在部75cが第三面方向延在部176c及び第三高さ方向延在部175cを有している。第一支持部65aが第一面方向支持部166a及び第一高さ方向支持部165aを有し、第二支持部65bが第二面方向支持部166b及び第二高さ方向支持部165bを有し、第三支持部65cが第三面方向支持部166c及び第三高さ方向支持部165cを有している。
 そして、図8に示すように、第一面方向延在部176aが第二ヘッド部71から延びる方向(図8の右方向)と第一面方向支持部166aが第一ヘッド部61から延びる方向(図8の左方向)とは平面視において逆方向となっている。また、第二面方向延在部176bが第二ヘッド部71から延びる方向(図8の上方向)と第三面方向支持部166cが第一ヘッド部61から延びる方向(図8の上方向)は同じ方向であるが、これらは面方向の第三方向においてずれて配置されている。また、第三面方向延在部176cが第二ヘッド部71から延びる方向(図8の下方向)と第二面方向支持部166bが第一ヘッド部61から延びる方向(図8の下方向)は同じ方向であるが、これらも面方向の第三方向においてずれて配置されている。
 また、図8に示すように、第一電子素子13及び第二電子素子23が面方向でずれて配置されるとともに、第一ゲート端子13g等の第一端子と第二ゲート端子23g等の第二端子の各々が平面視において第二ヘッド部71から露出される態様を採用した場合には、第一ゲート端子13g及び第二ゲート端子23gに接続子やワイヤを接続させるためのスペースを確保できる点で有益である。またこの態様によれば、第一ゲート端子13g及び第二ゲート端子23gに接続子やワイヤを接続させる工程を、第一接続体60及び第二接続体70が載置された後で行うこともできるようになる点で有益である。
 また、支持部65が面方向支持部166を有することで、図9に示すように、第一電子素子13及び第二電子素子23を面方向の第三方向でずれて配置することができ、第一電子素子13と第二電子素子23との発熱が重複する領域を低減することができる点で有益である。
 支持部65が3つ以上設けられている態様を採用することで、より高い安定性及び放熱性を実現できる点で有益である。但し、これに限られることはなく、支持部65は4つ以上設けられてもよいし、後述する第4の実施の形態及び第5の実施の形態で示すように支持部65が2つだけ用いられてもよい。
 なお、支持部65の数を3つ以下とすることで、仮に面方向支持部166が設けられていない態様を採用した場合であっても、第一電子素子13と第二電子素子23とを平面視においてずらして配置することができる。このように第一電子素子13と第二電子素子23とをずらして配置することで、互いの熱が重複して放熱効率が下がってしまうことを抑制できる。
第4の実施の形態
 次に、本発明の第4の実施の形態について説明する。
 第3の実施の形態では、3つの延在部75が設けられ、3つの支持部65が設けられている態様であったが、本実施の形態では、2つの延在部75が設けられ、2つの支持部65が設けられている。その他の構成については、上記各実施の形態で説明したあらゆる態様を採用することができる。上記各実施の形態で説明した部材については同じ符号を用いて説明する。
 本実施の形態では、第一延在部75a及び第二延在部75bが設けられ、第一支持部65a及び第二支持部65bが設けられている。そして、第一延在部75aが第一面方向延在部176a及び第一高さ方向延在部175aを有し、第二延在部75bが第二面方向延在部176b及び第二高さ方向延在部175bを有している。第一支持部65aが第一面方向支持部166a及び第一高さ方向支持部165aを有し、第二支持部65bが第二面方向支持部166b及び第二高さ方向支持部165bを有している。
 そして、第一面方向延在部176aが第二ヘッド部71から延びる方向及び第二面方向延在部176bが第二ヘッド部71から延びる方向(図10の左右方向:第二方向)と、第一面方向支持部166aが第一ヘッド部61から延びる方向及び第二面方向支持部166bが第一ヘッド部61から延びる方向(図10の上下方向:第三方向)とは平面視において直交する方向となっている。
 本実施の形態の態様を採用すれば、延在部75の幅及び支持部65の幅を太くしつつ、これらが互いに邪魔しあうことを防止できる点で有益である。なお、このように延在部75の幅を太くすることで、延在部75による放熱性を向上させることができ、かつ延在部75の安定性を向上さえることができる点で有益である。同様に、支持部65の幅を太くすることで、支持部65による放熱性を向上させることができ、かつ支持部65の安定性を向上さえることができる点で有益である。
 また、支持部65が面方向支持部166を有することから、延在部75の幅及び支持部65の幅が太くなっても、第一電子素子13と第二電子素子23を面方向でずらして配置することができ、第一電子素子13と第二電子素子23との発熱が重複する領域を低減することができる点で有益である。
第5の実施の形態
 次に、本発明の第5の実施の形態について説明する。
 第4の実施の形態では、第一延在部75aが第一面方向延在部176a及び第一高さ方向延在部175aを有し、第二延在部75bが第二面方向延在部176b及び第二高さ方向延在部175bを有し、第一支持部65aが第一面方向支持部166a及び第一高さ方向支持部165aを有し、第二支持部65bが第二面方向支持部166b及び第二高さ方向支持部165bを有する態様であったが、本実施の形態では、第一面方向延在部176a、第二面方向延在部176b、第一面方向支持部166a及び第二面方向支持部166bは設けられておらず、第二方向に沿った縦断面を示した図12に示すように、第一延在部75aが第一高さ方向延在部175aを有し、第二延在部75bが第二高さ方向延在部175bを有し、第三方向に沿った縦断面を示した図11に示すように、第一支持部65aが第一高さ方向支持部165aを有し、第二支持部65bが第二高さ方向支持部165bを有する態様となっている。その他の構成は第4の実施の形態と同様である。また、上記各実施の形態で説明したあらゆる態様を採用することができる。上記各実施の形態で説明した部材については同じ符号を用いて説明する。
 本実施の形態では、第一面方向延在部176a、第二面方向延在部176b、第一面方向支持部166a及び第二面方向支持部166bが設けられていないことから、面方向での大きさを小さくすることができる。
 なお、第4の実施の形態及び第5の実施の形態のような態様に限られることはなく、延在部75は面方向延在部176を有するが、支持部65は面方向支持部166を有さない態様となっていてもよい。逆に、延在部75は面方向延在部176を有さないが、支持部65は面方向支持部166を有する態様となっていてもよい。
 上述した各実施の形態の記載及び図面の開示は、請求の範囲に記載された発明を説明するための一例に過ぎず、上述した実施の形態の記載又は図面の開示によって請求の範囲に記載された発明が限定されることはない。また、出願当初の請求項の記載はあくまでも一例であり、明細書、図面等の記載に基づき、請求項の記載を適宜変更することもできる。
11    第一基板
12    第一導体層
13    第一電子素子
23    第二電子素子
60    第一接続体
61    第一ヘッド部
65    支持部
70    第二接続体
71    第二ヘッド部
75    延在部
79    延在基端部
165   高さ方向支持部
166   面方向支持部
175   高さ方向延在部
176   面方向延在部

Claims (8)

  1.  第一基板と、
     前記第一基板の一方側に設けられた第一導体層と、
     前記第一導体層の一方側に設けられた第一電子素子と、       
     前記第一電子素子の一方側に設けられた第二電子素子と、
     前記第二電子素子の一方側に設けられた第二ヘッド部と、前記第二ヘッド部から他方側に延び、前記第一基板又は前記第一導体層と当接する延在部とを有する第二接続体と、
     を備えることを特徴とする電子モジュール。
  2.  前記第二接続体は複数の延在部を有することを特徴とする請求項1に記載の電子モジュール。
  3.  前記延在部は、前記第二ヘッド部から面方向に延びた面方向延在部と、前記面方向延在部から他方側に延びた高さ方向延在部とを有することを特徴とする請求項1又は2のいずれかに記載の電子モジュール。
  4.  前記延在部は、面方向で延びた延在基端部を有することを特徴とする請求項1乃至3のいずれか1項に記載の電子モジュール。
  5.  前記第一電子素子の一方側であって前記第二電子素子の他方側に設けられた第一接続体をさらに備え、
     前記第一接続体は、前記第二電子素子が一方側に設けられる第一ヘッド部と、前記第一ヘッド部から他方側に延び、前記第一基板又は前記第一導体層と当接する支持部とを有することを特徴とする請求項1乃至4のいずれか1項に記載の電子モジュール。
  6.  前記第二接続体は複数の延在部を有し、
     前記第一接続体は複数の支持部を有することを特徴とする請求項5に記載の電子モジュール。
  7.  各延在部は面方向延在部を有し、
     各支持部は面方向支持部を有し、
     平面視において、前記面方向延在部は前記面方向支持部と重複しないことを特徴とする請求項5又は6のいずれかに記載の電子モジュール。
  8.  第一基板と、
     前記第一基板の一方側に設けられた第一電子素子と、         
     前記第一電子素子の一方側に設けられた第二電子素子と、
     前記第二電子素子の一方側に設けられた第二ヘッド部と、前記第二ヘッド部から他方側に延び、前記第一基板と当接する延在部とを有する第二接続体と、
     を備え、
     前記第一基板は金属基板であることを特徴とする電子モジュール。
PCT/JP2017/018829 2017-05-19 2017-05-19 電子モジュール WO2018211685A1 (ja)

Priority Applications (6)

Application Number Priority Date Filing Date Title
US16/614,316 US11276663B2 (en) 2017-05-19 2017-05-19 Electronic module
PCT/JP2017/018829 WO2018211685A1 (ja) 2017-05-19 2017-05-19 電子モジュール
JP2018538251A JP6952042B2 (ja) 2017-05-19 2017-05-19 電子モジュール
CN201780090149.5A CN110612604A (zh) 2017-05-19 2017-05-19 电子模块
NL2020939A NL2020939B1 (en) 2017-05-19 2018-05-16 Electronic module
TW107117088A TWI680561B (zh) 2017-05-19 2018-05-18 電子模組

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2017/018829 WO2018211685A1 (ja) 2017-05-19 2017-05-19 電子モジュール

Publications (1)

Publication Number Publication Date
WO2018211685A1 true WO2018211685A1 (ja) 2018-11-22

Family

ID=63556384

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2017/018829 WO2018211685A1 (ja) 2017-05-19 2017-05-19 電子モジュール

Country Status (6)

Country Link
US (1) US11276663B2 (ja)
JP (1) JP6952042B2 (ja)
CN (1) CN110612604A (ja)
NL (1) NL2020939B1 (ja)
TW (1) TWI680561B (ja)
WO (1) WO2018211685A1 (ja)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110298114A1 (en) * 2010-06-07 2011-12-08 David Alan Pruitt Stacked interposer leadframes
JP2014060325A (ja) * 2012-09-19 2014-04-03 Micro Module Technology Co Ltd 半導体装置
JP2014511027A (ja) * 2011-02-07 2014-05-01 日本テキサス・インスツルメンツ株式会社 スイッチノードリンギングが低減された3次元電源モジュール

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6373946U (ja) * 1986-10-31 1988-05-17
FR2811475B1 (fr) * 2000-07-07 2002-08-23 Alstom Procede de fabrication d'un composant electronique de puissance, et composant electronique de puissance ainsi obtenu
JP4066050B2 (ja) 2003-05-23 2008-03-26 松下電器産業株式会社 樹脂封止型半導体装置及びその製造方法
US20090057855A1 (en) 2007-08-30 2009-03-05 Maria Clemens Quinones Semiconductor die package including stand off structures
US20090194856A1 (en) 2008-02-06 2009-08-06 Gomez Jocel P Molded package assembly
US8222718B2 (en) 2009-02-05 2012-07-17 Fairchild Semiconductor Corporation Semiconductor die package and method for making the same
JP5388661B2 (ja) * 2009-04-03 2014-01-15 三菱電機株式会社 半導体装置およびその製造方法
JP5214525B2 (ja) 2009-04-20 2013-06-19 ルネサスエレクトロニクス株式会社 半導体装置
JP5185956B2 (ja) 2010-01-06 2013-04-17 三菱電機株式会社 電力用半導体装置
MY166609A (en) * 2010-09-15 2018-07-17 Semiconductor Components Ind Llc Connector assembly and method of manufacture
US8637981B2 (en) 2011-03-30 2014-01-28 International Rectifier Corporation Dual compartment semiconductor package with temperature sensor
JP5845634B2 (ja) * 2011-05-27 2016-01-20 アイシン精機株式会社 半導体装置
TWI469292B (zh) * 2011-07-26 2015-01-11 萬國半導體股份有限公司 應用雙層引線框架的堆疊式功率半導體裝置及其製備方法
US9048338B2 (en) * 2011-11-04 2015-06-02 Infineon Technologies Ag Device including two power semiconductor chips and manufacturing thereof
JP2014045157A (ja) 2012-08-29 2014-03-13 Hitachi Automotive Systems Ltd パワー半導体モジュール
US9047060B2 (en) * 2013-08-16 2015-06-02 Adlink Technology Inc. Heating element and circuit module stack structure
JP6221542B2 (ja) * 2013-09-16 2017-11-01 株式会社デンソー 半導体装置
JP6305302B2 (ja) * 2014-10-02 2018-04-04 三菱電機株式会社 半導体装置およびその製造方法
WO2016059702A1 (ja) 2014-10-16 2016-04-21 新電元工業株式会社 半導体モジュール

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110298114A1 (en) * 2010-06-07 2011-12-08 David Alan Pruitt Stacked interposer leadframes
JP2014511027A (ja) * 2011-02-07 2014-05-01 日本テキサス・インスツルメンツ株式会社 スイッチノードリンギングが低減された3次元電源モジュール
JP2014060325A (ja) * 2012-09-19 2014-04-03 Micro Module Technology Co Ltd 半導体装置

Also Published As

Publication number Publication date
JPWO2018211685A1 (ja) 2019-06-27
NL2020939B1 (en) 2019-04-11
CN110612604A (zh) 2019-12-24
US20200161270A1 (en) 2020-05-21
TW201901920A (zh) 2019-01-01
NL2020939A (en) 2018-11-23
US11276663B2 (en) 2022-03-15
TWI680561B (zh) 2019-12-21
JP6952042B2 (ja) 2021-10-20

Similar Documents

Publication Publication Date Title
WO2018211680A1 (ja) 電子モジュール
JP6402281B1 (ja) 電子モジュール、接続体の製造方法及び電子モジュールの製造方法
WO2018211685A1 (ja) 電子モジュール
JP6511584B2 (ja) チップモジュールの製造方法
JP6473271B1 (ja) 電子モジュール
JP6999707B2 (ja) 電子モジュール
JP6591690B1 (ja) 電子モジュール
JP7018459B2 (ja) 電子モジュール
JP6594556B1 (ja) 電子モジュール
JP6523567B1 (ja) 電子モジュール
JP7222998B2 (ja) 電子モジュール
JP7018965B2 (ja) 電子モジュール

Legal Events

Date Code Title Description
ENP Entry into the national phase

Ref document number: 2018538251

Country of ref document: JP

Kind code of ref document: A

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17910135

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 17910135

Country of ref document: EP

Kind code of ref document: A1