Classifications

• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W74/00—Encapsulations, e.g. protective coatings
  • H10W74/01—Manufacture or treatment
  • H10W74/019—Manufacture or treatment using temporary auxiliary substrates
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
  • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
  • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
  • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
  • H10P54/00—Cutting or separating of wafers, substrates or parts of devices
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
  • H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
  • H10P90/19—Preparing inhomogeneous wafers
  • H10P90/1904—Preparing vertically inhomogeneous wafers
  • H10P90/1906—Preparing SOI wafers
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
  • H10W10/10—Isolation regions comprising dielectric materials
  • H10W10/181—Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
  • H10W70/01—Manufacture or treatment
  • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/90—Bond pads, in general
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W74/00—Encapsulations, e.g. protective coatings
  • H10W74/01—Manufacture or treatment
  • H10W74/014—Manufacture or treatment using batch processing
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W74/00—Encapsulations, e.g. protective coatings
  • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
  • H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
  • H10W74/114—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by a substrate and the encapsulations
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
  • H10P30/00—Ion implantation into wafers, substrates or parts of devices
  • H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
  • H10P30/202—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials
  • H10P30/204—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials into Group IV semiconductors
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
  • H10P30/00—Ion implantation into wafers, substrates or parts of devices
  • H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
  • H10P30/208—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping of electrically inactive species
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
  • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
  • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
  • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
  • H10P72/7412—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support the auxiliary support including means facilitating the separation of a device or wafer from the auxiliary support
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
  • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
  • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
  • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
  • H10P72/7426—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used as a support during build up manufacturing of active devices
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
  • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
  • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
  • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
  • H10P72/743—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
  • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
  • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
  • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
  • H10P72/7438—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support with parts of the auxiliary support remaining in the finished device
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
  • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
  • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
  • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
  • H10P72/744—Details of chemical or physical process used for separating the auxiliary support from a device or a wafer
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
  • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
  • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
  • H10W70/611—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
  • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
  • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
  • H10W70/66—Conductive materials thereof
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
  • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
  • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
  • H10W70/68—Shapes or dispositions thereof
  • H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/01—Manufacture or treatment
  • H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
  • H10W72/01251—Changing the shapes of bumps
  • H10W72/01255—Changing the shapes of bumps by using masks
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/01—Manufacture or treatment
  • H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
  • H10W72/01251—Changing the shapes of bumps
  • H10W72/01257—Changing the shapes of bumps by reflowing
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/01—Manufacture or treatment
  • H10W72/0198—Manufacture or treatment batch processes
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/071—Connecting or disconnecting
  • H10W72/072—Connecting or disconnecting of bump connectors
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/071—Connecting or disconnecting
  • H10W72/072—Connecting or disconnecting of bump connectors
  • H10W72/07202—Connecting or disconnecting of bump connectors using auxiliary members
  • H10W72/07204—Connecting or disconnecting of bump connectors using auxiliary members using temporary auxiliary members, e.g. sacrificial coatings
  • H10W72/07207—Temporary substrates, e.g. removable substrates
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/071—Connecting or disconnecting
  • H10W72/073—Connecting or disconnecting of die-attach connectors
  • H10W72/07302—Connecting or disconnecting of die-attach connectors using an auxiliary member
  • H10W72/07304—Connecting or disconnecting of die-attach connectors using an auxiliary member the auxiliary member being temporary, e.g. a sacrificial coating
  • H10W72/07307—Connecting or disconnecting of die-attach connectors using an auxiliary member the auxiliary member being temporary, e.g. a sacrificial coating the auxiliary member being a temporary substrate, e.g. a removable substrate
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/071—Connecting or disconnecting
  • H10W72/073—Connecting or disconnecting of die-attach connectors
  • H10W72/07331—Connecting techniques
  • H10W72/07337—Connecting techniques using a polymer adhesive, e.g. an adhesive based on silicone or epoxy
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
  • H10W72/241—Dispositions, e.g. layouts
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
  • H10W72/241—Dispositions, e.g. layouts
  • H10W72/244—Dispositions, e.g. layouts relative to underlying supporting features, e.g. bond pads, RDLs or vias
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/30—Die-attach connectors
  • H10W72/341—Dispositions of die-attach connectors, e.g. layouts
  • H10W72/344—Dispositions of die-attach connectors, e.g. layouts relative to underlying supporting features, e.g. bond pads, RDLs or vias
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/90—Bond pads, in general
  • H10W72/921—Structures or relative sizes of bond pads
  • H10W72/922—Bond pads being integral with underlying chip-level interconnections
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W80/00—Direct bonding of chips, wafers or substrates
  • H10W80/211—Direct bonding of chips, wafers or substrates using auxiliary members, e.g. aids for protecting the bonding area
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W80/00—Direct bonding of chips, wafers or substrates
  • H10W80/301—Bonding techniques, e.g. hybrid bonding
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W90/00—Package configurations
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W90/00—Package configurations
  • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
  • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
  • H10W90/722—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between stacked chips
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W90/00—Package configurations
  • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
  • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
  • H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W90/00—Package configurations
  • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
  • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
  • H10W90/732—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between stacked chips
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W90/00—Package configurations
  • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
  • H10W90/791—Package configurations characterised by the relative positions of pads or connectors relative to package parts of direct-bonded pads
  • H10W90/792—Package configurations characterised by the relative positions of pads or connectors relative to package parts of direct-bonded pads between multiple chips
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W90/00—Package configurations
  • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
  • H10W90/791—Package configurations characterised by the relative positions of pads or connectors relative to package parts of direct-bonded pads
  • H10W90/794—Package configurations characterised by the relative positions of pads or connectors relative to package parts of direct-bonded pads between a chip and a stacked insulating package substrate, interposer or RDL
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W99/00—Subject matter not provided for in other groups of this subclass

Definitions

• the present invention relates to a method for fabrication of a semiconductor structure including an interposer .
• Interposers are commonly used as passive elements allowing to stack semiconductor chips or dies side by side, to connect them to each other's and to the external environment. Interposers allow to mix chips or dies having different functions (processing units, memory, input/output) to form packaged semiconductor devices presenting high bandwidth configurations and compact form factors. It avoids integrating all the functional elements at the die level, and accelerate devices development time.
• an interposer is usually formed of a sufficiently thick layer of material to be rigid (for instance of about 200 micrometers or more) , presenting on its opposing faces contact pads for connection to the semiconductor chips and/or to external connectors.
• An interposer also comprises conductive vias that extend through it, to electrically connect contact pads on its opposing faces .
• vias having high aspect ratio defined as the length of a via divided by the dimension of its section
• ratio greater than 5 ratio greater than 5. Therefore, vias have a minimum cross sectional dimension that are typically greater than 20 micrometers. This dimension limits the number of vias that can be formed in a given surface of the interposer, and therefore limits the integration density of the final, packaged, semiconductor device. Less compact devices are problematic as such, since they may not be placed in items having a small dimension (smart phones, connected watches, etc.) . Less compact devices also limit the performance, since the necessary longer connection lines may affect the bandwidth and latency of propagating signals.
• US20030219969 discloses a manufacturing method of a semiconductor device that is packaged with a fine- structured interposer that is fabricated using a silicon substrate.
• the method includes the steps of forming a peelable resin layer on a silicon substrate, forming the wiring layer on the peelable resin layer, mounting semiconductor chips on the wiring substrate, forming semiconductor devices by sealing the plurality of semiconductor chips by a sealing resin, individualizing the semiconductor devices by dicing the semiconductor devices from the sealing resin side but leaving the silicon substrate, and peeling each of the individualized semiconductor devices from the silicon substrate.
• This manufacturing process is particularly difficult to implement. It requires to finely control the adhesive forces at the successive interfaces in the structure such that on applying traction forces on the devices it is possible remove the complete device from the substrate precisely at the resin layer. At the same time the resin layer should provide sufficient adhesion to hold together the different layers on the silicon substrate during the initial stage manufacturing process.
• the present invention aims at forming a semiconductor device including at least one semiconductor chip or die, and an interposer to route the electrical signals from/to conductive features of the at least one semiconductor chip.
• the interposer is free from any through via and the manufacturing process is simple to implement.
• the invention relates to a method of forming a semiconductor structure that comprises:
• interconnection layer comprising contact pads and electrically conductive paths between the contact pads
• the step of providing thermal energy to the temporary support further weakens the plane of weakness and may at the same time reinforce the adhesion of the stiffener to the rest of the structure. It facilitates the detachment of the residual part of the support and its removal by application of moderate forces, and without the risk of detaching the stiffener from the rest of the structure.
• the selected conditions of introduction of the helium species comprises implanting helium ions at a dose comprised between 1 to 2 10 A 16 at/cm A 3; and at an implantation energy comprised between 40 keV to 200 keV;
• the selected conditions of introduction of the hydrogen species comprises implanting hydrogen ions at a dose comprised between 0,5 to 1,5 10 A 16 at/cm A 3; and at an implantation energy comprised between 25 keV to 200keV;
• the interconnection layer presents a first surface on the side of the semiconductor chip and a second surface opposite the first surface, and wherein the contact pads are disposed on both the first and second surfaces;
• the method comprises removing the superficial layer after the detachment of the residual part to expose at least some contact pads of the second surface of the interconnection layer; the method comprises forming emerging feature, such as microbumps or metal studs, on the contact pads of the first surface to facilitates the electrical coupling of conductive features of the semiconductor chip with the contact pads; the method comprises forming elementary devices on and/or in the superficial layer; the superficial layer presents a thickness less than about 10 micrometers, preferably less than 1 micrometer, and more preferably comprised between 50 and 600nm; the distance separating two juxtaposed contact pads is comprised between 0,2 micrometersto 2 micrometers; the assembling step is performed after or before the step of placing the at least one semiconductor chip on the interconnection layer; the assembling step further comprises a step of underfilling to provide a filling material in the free space surrounding the at least one chip; the method comprises a step of dicing the semiconductor structure to provide at least one raw semiconductor device, and a step of packaging the at least one raw semiconductor device to form a
• Figure 1 and 2 represent semiconductor structures that can be fabricated by the method according to the invention
• - Figure 3 represents a step of introducing hydrogen and helium species in a temporary support
• FIG. 4 represents a step of forming an interconnection layer
• Figure 5 represents a step of placing at least one semiconductor chip on the interconnection layer
• Figure 6 represents a step of assembling a stiffener
• Figure 7 represents a step of providing energy to the temporary support to detach a residual part
• Figure 8 represents the semiconductor structure after the removal of the residual part of the temporary support.
• Figure 1 represents a semiconductor structure 10 that can be fabricated by the method of the present invention.
• the semiconductor structure 10 comprises an interposer consisting of an interconnection layer 5.
• the interconnection layer 5 comprises contact pads 5a preferably disposed on both of its surfaces; and electrically conductive paths 5b between the contact pads 5a.
• the interconnection layer 5 may present a thickness comprised between 200nm and 20 micrometers, and typically comprised between 5 and 10 micrometers.
• Some contact pads 5a are electrically coupled to conductive features 6a of at least one semiconductor chip 6.
• Other contact pads 5a, in particular those disposed on the exposed surface of interconnection layer 5, may provide external input/output connection of the semiconductor structure 10.
• the contact pads 5a may be disposed on each surfaces of the interconnection layer 5 at a great density.
• the distance separating two juxtaposed pads 5a may be comprised between 0,2 to 2 micrometers .
• a plurality of semiconductor chips 6 are disposed and electrically coupled to the interconnection layer 5.
• the chips 6 may be of different sizes, have different functions and be made according to different technologies.
• one chip 6 may be a 14nm technology CPU, while another chip 6 may be a 0,25 micrometers technology input/output chip.
• Each chip 6 may be, for instance, a DRAM or a SRAM memory chip, a CPU, a GPU, a microcontroller, or an an input/output chip.
• the semiconductor structure 10 may comprise additional chips 6 positioned on the exposed surface of the interconnection layer 5 (not represented on figure 1) .
• Interconnection layer 5 allows to co-integrate those different chips having different function to realize a functional semiconductor device. Electrically conductive paths 5b of interconnection layer 5 allows to electrically connect the conductive features 6a of the different chips 6 together so they can functionally cooperate. To allow complex interconnection scheme, the interconnection layer 5 may be composed of a plurality of stacked interconnection sublayers, for instance 2 to 4 sublayers.
• the contact pads and/or the conductive features 6a may be provided with emerging features 7a, 7b, such as micro bumps.
• the semiconductor structure 10 of figure 1 also comprises a stiffener 8 placed on the backside of the chips 6 to provide a rigid support to the structure.
• Stiffener 8 may be made of any suitable material, such as silicon or epoxy material.
• the free space between the chips 6, the stiffener 8 and the interconnection layer 5 may be filled with insulating filling material, such as silicon dioxide, for protection and increased rigidity of the semiconductor structure 10.
• the semiconductor structure 10 may comprise a superficial layer 3 over, or partially over, the interconnection layer 5, on its surface opposite the chips 6.
• the superficial layer 3 may comprise elementary devices 11 coupled to some of the contact pads 5a of the interconnection layer 5.
• Elementary devices 11 may provide additional functions to the chips 6. They may correspond to thin film transistors, PN diodes, or photonics devices for instance.
• the semiconductor structure 10 of figure 1 or 2 may be diced to form raw semiconductor devices, which may then be packaged to form final semiconductor devices as it is usual in the art.
• Packaging may comprise the formation of wire bonds on some of the contact pads 5a disposed on the exposed surface of interconnection layer 5 to provide external connection to the devices .
• the present invention is directed to a method of fabrication of the semiconductor structure 10, such as the one represented on figure 1 or 2.
• the method comprises a step of introducing hydrogen and helium species, such as hydrogen ions and helium ions, in a temporary support 1 to form a plane of weakness 2 at a predetermined depth in the support 1.
• the hydrogen and helium species may be introduced by implantation.
• the plane of weakness 2 defines a superficial layer 3 and a residual part 4 of the temporary support 1.
• the support may correspond to a silicon wafer, of circular shape and of normalized dimensions.
• the silicon wafer may present a diameter of 200 or 300mm, and a thickness comprised between 300 to 900 micrometers.
• the method according to the invention is not limited to such material, shape and size of the temporary support.
• the temporary support is selected to provide a cheap, rigid, self-supporting piece of material.
• the temporary support 1 may be coated with one or more surface layers of material, such as a semiconductor material, a conductor material or an insulating material. Consequently, superficial layer 3 may also comprise one or more of the surface layers of temporary support 1.
• the superficial layer 3 may present a thickness less than about 10 micrometers, or less than 1 micrometer. Preferably, this thickness is comprised between 50 to 600nm. In some instances, the superficial layer 3 will be completely removed from the final structure, such that its thickness is not of particular importance. A thinner superficial layer 3 nevertheless facilitates its removal.
• the superficial layer thickness is typically one or two decade lower than the thickness of the residual part 4. Therefore, the thickness of the residual part 4 is very similar to the thickness of the temporary support 1.
• the plane of weakness 2 is provided to allow and to facilitate the removal of the temporary support (and more precisely, of the residual part 4 of the temporary support 1), in a subsequent detachment step of the method for fabricating the semiconductor structure 10.
• the plane of weakness 2 should therefore be precisely controlled such that it remains sufficiently stable in the following step of the process, prior to the removal of the residual part 4.
• the weakening of the plane 2 may be particularly affected by the thermal budgets involved in these following steps.
• sufficiently stable it is meant that the weakening of the plane 2, or any other evolution of the plane of weakness 2 during the following steps of the method prior to detachment, should not develop into the deformation of the superficial layer 3 (for instance through blistering of the implanted surface) or should not provoke the premature detachment of the residual part 4.
• the plane of weakness 2 should however be sufficiently weakened, such that providing a reasonable amount of energy at the detachment step, allows the removal of the residual part 4.
• the degree of weakening of plane 2 is precisely controlled by selecting the condition of introduction (i.e. implantation) of the hydrogen and helium species.
• the selection should take into consideration the material of the temporary support 1, that may affect the evolution of the weakening of the plane 2, and also take into consideration the thermal budgets (or more generally the energy budget) associated with the processing steps applied to the temporary support prior to the detachment step.
• implantation of hydrogen and helium ions may be performed at the following implantation conditions in particular in a silicon temporary support: • A hydrogen dose comprised between 0,5 to 1,5 10 A 16 at/cm A 3; and at an implantation energy of 25 keV, or more generally comprised between 10 keV and 200 keV, or between 10 keV and 80 keV.
• a helium dose comprised between 1 to 2 10 A 16 at/cm A 3; and at an implantation energy of 40 keV, or more generally comprised between 10 keV and 200 keV, or between 10 keV and 80 keV.
• the hydrogen ions and the helium ions may be successively implanted in the temporary support 1, for instance by implanting first the helium ions. It is also possible to implant the hydrogen ions first.
• the implantation energy of the helium and hydrogen species are selected in the proposed ranges, such that the peaks of their respective distribution profile along the depth of the temporary support are located close to each other, i.e. less than 150 nm.
• the temporary support may receive a thermal budget equivalent to about 4 hours of treatment at 250°C without exhibiting surface deformation or provoking detachment of the residual part 4.
• equivalent thermal budget it is meant that higher temperature during a shorter period of time; or a lower temperature for a longer period of time may also be applied to the temporary support 1.
• this thermal budget is applied to the temporary support without providing a stiffener to the implanted surface. Therefore, and for the same implantation conditions and applied thermal budget, the dynamics of blister development is different from the fracture dynamics of an implanted substrates that would have been provided with a stiffener.
• the inventors of the present invention have observed that the acceptable thermal budget (i.e. that does not provoke surface deformation and/or premature detachement) is wider than the one that could have been applied to a temporary support provided with a plane of weakness that would have been formed by hydrogen species alone, helium species alone, or any other species. They have notably observed that it is possible to apply a thermal budget of 4 hours of treatment at 250 °C (or less) or a thermal budget of 350°C for 20 minutes (or less) without exhibiting surface deformation or provoking detachment of the residual part 4.
• the method according to the invention may comprise a step of forming elementary devices 11 in and/or on the superficial layer 3. This step may be performed before or after the formation of the plane of weakness 2.
• Elementary devices 11 may correspond to thin film transistors, PN diodes, or photonics devices for instance.
• Preferably elementary devices are performing simple electrical or light guiding functions, that does not require high performance levels since the material quality of superficial layer 3 may be deteriorated by the formation of the plane of weakness 2.
• Elementary devices are formed by all techniques known in the semiconductor industry, such as deposition, etching, dopant implantation or diffusion, etc.
• the elementary devices 11 may be formed after the formation of the plane of weakness 2, but preferably elementary devices 11 are formed before such that their formation does not contribute to the acceptable thermal budget that may be received by temporary support 1.
• the thermal budget associated with the formation of elementary devices 11, in the case they are formed after the creation of the plane of weakness 2, should be much less than the acceptable thermal budget, i.e. much less than about 250 °C for 4 hours or much less than about 350°C for 20 minutes, for instance .
• the method according to the invention also comprises a step of forming, on the temporary support 1, the interconnection layer 5 comprising contact pads 5a and an electrically conductive path 5b between the contact pads 5a.
• the interconnection layer 5 present a fist surface, in contact with the temporary support 1 and a second, exposed, surface.
• the contact pads 5a are disposed on both surfaces of the interconnection layer 5.
• the interconnection layer 5 may be formed using conventional technique such as metallization or dual damascene. It may comprise successive steps of dielectric deposition, etching according to defined photoresist patterns, barrier deposition, aluminum or copper deposition (for instance by electroplating) , and planarization (for instance by chemical-mechanical planarization) .
• the interconnection layer 5 may be constituted of a plurality of stacked interconnected sublayers, for instance 2 to 4 sublayers, to create more complex interconnection scheme.
• the interconnection scheme is designed such that the chip 6 of the semiconductor structure 10 are functionally coupled together and to external connections.
• the thermal budget associated with the formation of the interconnection layer 5 is typically below 250°C for a few hours depending on the number of sublayers are comprised in the interconnection layer 5. In combination with all other thermal budgets that precede the detachment step, it should not exceed the acceptable thermal budget of, for instance, 4 hours of treatment at 250°C.
• the interconnection layer 5 does not require the formation of vias in a thick and rigid material.
• the density of contact pads 5a at the first or second surface can be particularly high.
• the distance separating two juxtaposed contact pads 5a may be comprised between 0,2 micrometersand 2 micrometers.
• the dimension of each pad (of its surface section) may be of the same size, between 0,2 micrometersand 2 micrometers. This is at least 5 times smaller than the dimension of a typical via that are necessary in the traditional interposer approach.
• This step of forming the interconnection layer 5 may also comprise forming emerging features 7a on at least some of the contact pads 5a of the exposed surface to facilitate coupling with the conductive features 6a of the chips 6.
• the emerging features 7a on contact pads 5a may consists of micro bumps. Such micro bumps 7a may be formed by selective metal growth on the contact pads 6a. Alternatively, metal studs may be formed by etching the insulating material surrounding the pads 6a to have them emerge over the exposed surface, followed by melting the emerging metal to form the studs.
• the method of fabricating the semiconductor structure 10 further comprises a step of placing at least one chip 6 on the interconnection layer 5 and electrically couple the conductive feature 8a of the chip 8 with contact pads 5a.
• the chip 6 may comprise emerging features 7b, similar to those described in reference to emerging features 7a formed on contact pads 5a, such as micro bumps or metal studs to facilitate their electrical connection to the interconnection layer 5.
• the emerging features 7b of the chips 6 may contact the emerging features 7a of interconnection layers (as represented on figure 5) or directly be in contact with contact pads 5a.
• a direct contact may be formed between the conductive features 8a of the chips 6 and the contact pads 5a, for instance by direct "molecular” bonding or adhesive bonding of the two elements.
• the step of placing at least one chip 6 involve placing a plurality of chips 6. This can be achieved by well know "pick and place” techniques.
• each chip 6 may be a DRAM or SRAM memory, a CPU, a GPU, a microcontroller, an input/output device .
• a selected group of chips for instance a DRAM chip, a
• GPU chip and an I/O chip can be placed at their intended position on the interconnection layer 5 and electrically coupled together by the interconnection layer 5 in a functional way.
• the semiconductor structure 10 may be composed of a plurality of such group so that, after dicing and packaging, a plurality of semiconductor devices can be manufactured collectively.
• the free space surrounding the chips 6, over the interconnection layer 5 may be filled with an insulating filling material 9, to protect and rigidify the assembly.
• the filling material may consist of silicon oxide disposed on interconnection layer 5 and around the chips 6 by a spin on glass technique. The deposition and underfilling of the material is facilitated if it presents a low density.
• the process according to the invention comprises a step of assembling a stiffener 8 on the backside of the chips 6.
• the stiffener 8 is made of a sufficiently thick and rigid material such that the semiconductor structure 10 is self-standing once the temporary substrate 1 is removed.
• the stiffener 8 can be made for instance of a silicon wafer or a piece of epoxy material. Its dimension should at least correspond to the dimension of the temporary support 1.
• the assembly can be made by adhesive bonding, by direct bonding or any other technique.
• the chosen technique does not involve exposition to temperature higher than room temperature, to avoid affecting the plane of weakness 2 and to provoke the premature detachment of the residual part 4 of the support 1.
• the backside of the chips 6 may be first positioned and fixed at predetermined position on the stiffener 8, and then the assembly formed of the chips 6 and stiffener 8 placed over connection layer 6, and electrically couple all conductive features 6a of the chips 6 with contact pads 5a.
• the overall thermal budget applied to the plane of weakness 2 that precede the detachment step should however not exceed the acceptable thermal budget of, for instance, 4 hours of treatment at 250°C.
• the method of fabricating the semiconductor structure 10 further comprise a step of providing energy to the temporary support 1, and in particular to the plane of weakness 2, to detach the residual part 4 and provide the semiconductor structure 10.
• This step is represented on figure 7.
• the provided energy can be a thermal energy, such as annealing around 400°C, and more generally comprised between 200°C and 450°C, for a period of 10 minutes to about 2 hours. Any other thermal treatment that leads to the detachment of the residual part 4 from the temporary support 1 may be suitable.
• the provided energy is a mechanical energy, such as the insertion of a blade at the level of the plane of weakness 2 of the temporary support 1.
• the applied energy in combination with the energy received at the plane of weakness in the preceding steps, lead to the detachment of the residual part 4 of the support 1, to provide the semiconductor structure 10 represented on figure 8.
• the step of providing thermal energy to the temporary support 1 is particularly advantageous, because it further weakens the plane of weakness and at the same time reinforce the adhesion of the stiffener 8 to the rest of the structure. Therefore, it facilitates the detachment of the residual part 4 of the support 1, and its removal by application of moderate forces, and without the risk of detaching the stiffener 8 from the rest of the structure.
• the superficial layer 3 may be removed either completely (if no elementary devices 11 have been formed in a previous step) or partly (to preserve the elementary devices 11) . Removal can be performed by selective dry or wet etching, for instance using KOH in the case temporary support is in silicon.
• the semiconductor structures 10 that may result from the exposed method are represented on figure 1 and 2.
• elementary devices 11 or additional elementary devices 11 may also be formed in the the superficial layer 3, after the step of providing energy and detachment of the residual part 4 of temporary support 1.
• additional chip 6 may be placed over the exposed surface of interconnection layer 5, and electrically coupled to contact pads 5a.
• this semiconductor structure 10 may be diced to form raw semiconductor devices, which may then be packaged to form final semiconductor devices as it is usual in the art.
• Packaging may comprise the formation of wire bonds on some of the contact pads 5a disposed on the exposed surface of interconnection layer 5 to provide external connection to the devices .

Landscapes

• Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
• Engineering & Computer Science (AREA)
• Microelectronics & Electronic Packaging (AREA)
• Wire Bonding (AREA)

Priority Applications (5)

Applications Claiming Priority (2)

Publications (1)

Family

ID=56684055

Family Applications (1)

Country Status (8)

Families Citing this family (1)

Citations (13)

Family Cites Families (6)

• 2016
  • 2016-05-30 FR FR1654831A patent/FR3051971B1/fr active Active
• 2017
  • 2017-05-24 KR KR1020187034604A patent/KR102397140B1/ko active Active
  • 2017-05-24 SG SG11201810104VA patent/SG11201810104VA/en unknown
  • 2017-05-24 DE DE112017002718.7T patent/DE112017002718T5/de active Pending
  • 2017-05-24 WO PCT/EP2017/062556 patent/WO2017207390A1/en not_active Ceased
  • 2017-05-24 US US16/305,695 patent/US11114314B2/en active Active
  • 2017-05-24 SG SG10201913072VA patent/SG10201913072VA/en unknown
  • 2017-05-24 CN CN201780032360.1A patent/CN109196627B/zh active Active
  • 2017-05-25 TW TW106117418A patent/TWI712106B/zh active

Patent Citations (13)

Non-Patent Citations (1)

Also Published As

Similar Documents

Legal Events