WO2016088322A1 - スイッチング電源装置 - Google Patents

スイッチング電源装置 Download PDF

Info

Publication number
WO2016088322A1
WO2016088322A1 PCT/JP2015/005809 JP2015005809W WO2016088322A1 WO 2016088322 A1 WO2016088322 A1 WO 2016088322A1 JP 2015005809 W JP2015005809 W JP 2015005809W WO 2016088322 A1 WO2016088322 A1 WO 2016088322A1
Authority
WO
WIPO (PCT)
Prior art keywords
switching
output voltage
circuit
dead time
full
Prior art date
Application number
PCT/JP2015/005809
Other languages
English (en)
French (fr)
Japanese (ja)
Inventor
暢晃 佐藤
Original Assignee
パナソニックＩｐマネジメント株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by パナソニックＩｐマネジメント株式会社 filed Critical パナソニックＩｐマネジメント株式会社
Priority to US15/520,104 priority Critical patent/US10008945B2/en
Priority to EP15865831.0A priority patent/EP3229358B1/en
Priority to CN201580059924.1A priority patent/CN107005165B/zh
Publication of WO2016088322A1 publication Critical patent/WO2016088322A1/ja

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/42—Circuits or arrangements for compensating for or adjusting power factor in converters or inverters
    • H02M1/4208—Arrangements for improving power factor of AC input
    • H02M1/4225—Arrangements for improving power factor of AC input using a non-isolated boost converter
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/38—Means for preventing simultaneous conduction of switches
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/42—Circuits or arrangements for compensating for or adjusting power factor in converters or inverters
    • H02M1/4208—Arrangements for improving power factor of AC input
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of DC power input into DC power output
    • H02M3/22—Conversion of DC power input into DC power output with intermediate conversion into AC
    • H02M3/24—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters
    • H02M3/28—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC
    • H02M3/325—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC using devices of a triode or a transistor type requiring continuous application of a control signal
    • H02M3/335—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/33507—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of the output voltage or current, e.g. flyback converters
    • H02M3/33523—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of the output voltage or current, e.g. flyback converters with galvanic isolation between input and output of both the power stage and the feedback loop
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/0067—Converter structures employing plural converter units, other than for parallel operation of the units on a single load
    • H02M1/007—Plural converter units in cascade
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes

Definitions

  • the present invention relates to a switching power supply device having a phase shift full bridge DC / DC converter.
  • the phase shift full-bridge DC / DC converter includes a full-bridge switching circuit 31 having four switching elements Sa, Sb, Sc, and Sd.
  • the four switching elements Sa, Sb, Sc, and Sd are switched, depending on the load. Output power.
  • the input voltage Vi is output to the primary winding of the transformer Tr during the period Ton1 when both of the pair of switching elements Sa and Sd are turned on, and current flows through the switching elements Sa and Sd to the transformer Tr. Flowing. Further, during the period Ton2 when both of the other pair of switching elements Sb and Sc are turned on, the input voltage Vi is output in the reverse direction to the primary winding of the transformer Tr, and reversely passes through the switching elements Sb and Sc to the transformer Tr. Current flows.
  • the four switching elements Sa, Sb, Sc, and Sd are subjected to switching control with a predetermined duty ratio.
  • the duty ratio is a value obtained by adding or subtracting the dead times Td1 and Td2 to 50%.
  • ZVS Zero Voltage Switching
  • a delay is provided between turning off one of the two switching elements Sa and Sb connected in series between the input terminals and not turned on at the same time. This delay is the dead time Td1.
  • a dead time Td2 is provided between turning on one of the other two switching elements Sc and Sd that are not turned on simultaneously (FIGS. 2A to 2D). See).
  • both-end voltages Va, Vb, Vc, and Vd are source-drain voltages if the switching elements Sa, Sb, Sc, and Sd are FETs.
  • Each of the switching elements Sa, Sb, Sc, and Sd is turned on after the corresponding both-end voltages Va, Vb, Vc, and Vd become zero volts, so that the on-resistance becomes an intermediate value between zero and infinity. It is possible to suppress a current from flowing through the switching elements Sa, Sb, Sc, and Sd during the period. Therefore, power (switching loss) consumed by each switching element Sa, Sb, Sc, Sd is reduced.
  • the dead times Td1 and Td2 are normally set to 1 ⁇ 4 of the resonance period determined from the inductance and capacitance values included in the circuit opened and closed by the switching elements Sa, Sb, Sc and Sd.
  • the inductance and the capacitance value that cause resonance are, for example, the resonance inductor L and the parasitic capacitance Cr of the switching elements Sa, Sb, Sc, and Sd.
  • Patent Document 1 a technique for further improving the power conversion efficiency in a ZVS-controlled phase shift / full-bridge DC / DC converter has been proposed (see, for example, Patent Document 1).
  • a saturable choke coil is provided downstream of four switching elements connected in a full-bridge type, and the circuit inductance is changed according to the size of the load, thereby reducing wasteful power loss. ing.
  • the standard dead time changes in accordance with the change in inductance of the saturable choke coil. Therefore, the ZVS control is performed by dynamically setting the dead time in accordance with the changing standard dead time.
  • the resonance waveform generated in the full-bridge switching circuit may change from the standard waveform depending on the output level or the input level. Therefore, in the DC / DC converter of the phase shift full bridge system, the power conversion efficiency may be lowered due to the change of the resonance waveform based on the change of input / output.
  • a switching power supply is a switching power supply that converts input power input from an AC power supply and supplies it to a load, and is provided at a stage subsequent to the power factor improvement circuit and the power factor improvement circuit.
  • a phase shift full bridge DC / DC converter having a full bridge type switching circuit, an output current detection circuit for detecting an output current supplied to a load, and an output voltage detection circuit for detecting an output voltage supplied to the load
  • a power factor correction circuit output voltage detection circuit for detecting a power factor correction circuit output voltage input to the DC / DC converter from the power factor correction circuit, a power factor correction circuit output voltage, an output current supplied to a load, and an output
  • a control unit that dynamically changes a dead time of the full-bridge switching circuit based on the voltage, and the control unit includes the changed dead type. By applying, it performs switching control of the full bridge type switching circuit.
  • a switching power supply is a switching power supply that converts input power input from an AC power supply and supplies it to a load, and is provided in a stage subsequent to the power factor improvement circuit and the power factor improvement circuit.
  • Phase-shift / full-bridge DC / DC converter having a full-bridge switching circuit, an output current detection circuit for detecting an output current supplied to the load, and an output voltage for detecting the output voltage supplied to the load
  • a detection circuit and a control unit that dynamically changes the dead time of the full-bridge type switching circuit based on the detected output current and output voltage, and the control unit applies the changed dead time, Performs switching control of a full bridge type switching circuit.
  • a switching power supply is a switching power supply that converts input power into power and supplies it to a load, and includes a phase shift full-bridge DC / DC converter having a full-bridge switching circuit, An output current detection circuit for detecting an output current supplied to the load, an output voltage detection circuit for detecting an output voltage supplied to the load, and a full bridge type switching circuit based on the detected output current and output voltage.
  • a control unit that dynamically changes the dead time, and the control unit performs switching control of the full-bridge switching circuit by applying the changed dead time.
  • Circuit diagram showing basic part of DC / DC converter of phase shift full bridge system Time chart explaining operation of phase shift full bridge type DC / DC converter Configuration diagram of a switching power supply device according to an embodiment of the present invention
  • Waveform diagrams showing first and second examples of resonance waveforms that change according to input and output Waveform diagrams showing third and fourth examples of resonance waveforms that change according to input / output
  • Patent Document 1 has a problem that the power supply device is enlarged by providing a saturable choke coil.
  • FIG. 3 is a configuration diagram of the switching power supply device according to the embodiment of the present invention.
  • the switching power supply device includes an AC / DC converter 10, a DC / DC converter 30, a control unit 40, and a data table 50.
  • a storage battery that outputs the power of the electric vehicle is employed as the load 60.
  • the AC / DC converter 10 converts the power of the AC power supply Vs so as to suppress the backflow of the harmonics to the AC power supply Vs, and outputs a DC voltage.
  • the AC / DC converter 10 is an active type having a rectifier circuit 11 that rectifies an AC power supply Vs, a smoothing capacitor C10 that smoothes the rectified voltage, and choke coils L11 and L12, switching elements S11 and S12, and a smoothing capacitor C21.
  • Power factor correction circuit hereinafter referred to as PFC circuit: PFC (Power Factor Correction) 13
  • the switching elements S11 and S12 are switching-controlled by the control unit 40.
  • the AC / DC converter 10 further includes an input voltage detector 14 that detects an input voltage (rectified voltage) to the PFC circuit 13 and an input current detector 15 that detects an input current to the PFC circuit 13.
  • the input voltage detection signal of the input voltage detection unit 14 and the input current detection signal of the input current detection unit 15 are sent to the control unit 40. Note that the input voltage detection unit 14 and the input current detection unit 15 may be provided after the smoothing capacitor C10.
  • the AC / DC converter 10 further includes a PFC output voltage detection unit 22 that detects the output voltage of the PFC circuit 13.
  • the PFC output voltage detection signal of the PFC output voltage detection unit 22 is sent to the control unit 40.
  • the DC / DC converter 30 is a circuit of a phase shift full bridge type PWM (Pulse Width Modulation) power supply, and receives a voltage from the AC / DC converter 10 and outputs electric power corresponding to the load 60.
  • the DC / DC converter 30 includes a full bridge type switching circuit 31 in which four switching elements Sa, Sb, Sc, Sd are connected in a full bridge type, a resonance coil Lr, a transformer Tr, a rectifier circuit 32, and a choke. It has a coil L31 and a bypass capacitor C31.
  • the DC / DC converter 30 further includes an output current detection unit 34 that detects an output current and an output voltage detection unit 35 that detects an output voltage.
  • the output current detection signal of the output current detection unit 34 and the output voltage detection signal of the output voltage detection unit 35 are sent to the control unit 40.
  • Each of the switching elements Sa, Sb, Sc, and Sd is, for example, a MOSFET (metal-oxide-semiconductor field-effect transistor), and both terminals (source terminal and drain terminal) are controlled by controlling a control terminal (gate terminal). ) To supply current.
  • MOSFET metal-oxide-semiconductor field-effect transistor
  • the resistance between both terminals of the switching elements Sa, Sb, Sc, Sd is substantially zero resistance (on) and non-conduction (off)
  • the power consumed by the switching elements Sa, Sb, Sc, Sd Becomes almost zero.
  • the switching elements Sa, Sb, Sc, and Sd are switched from on to off or from off to on, an on-resistance between zero and infinity occurs between both terminals. For this reason, if a current flows during this period, power is consumed and a switching loss occurs.
  • Each of the switching elements Sa, Sb, Sc, Sd has, for example, a parasitic capacitance Cr (not shown) at one end of the parasitic diode.
  • the switching elements Sa, Sb, Sc, and Sd are elements that can be turned on and off by controlling the control terminal, such as an IGBT (Insulated Gate Bipolar Transistor), and can flow a large current between the two terminals. Any element may be applied.
  • IGBT Insulated Gate Bipolar Transistor
  • the full-bridge switching circuit 31 the primary winding of the transformer Tr is connected between the two output nodes n1 and n2.
  • the switching elements Sa, Sb, Sc, and Sd are subjected to switching control by the control unit 40 as shown in the time charts of (a) to (d) of FIG.
  • Ton1 in which the switching elements Sa and Sd are turned on
  • Ton2 in which the switching elements Sb and Sc are turned on
  • a reverse voltage is output between the two output nodes n1 and n2.
  • the full bridge type switching circuit 31 outputs a current that periodically changes the direction between the forward direction and the reverse direction to the transformer Tr.
  • the resonance coil Lr is connected in series with the primary winding of the transformer Tr between the two output nodes n1 and n2 of the full bridge type switching circuit 31.
  • any of the switching elements Sa, Sb, Sc, and Sd is turned off so as to cut off the current.
  • resonance occurs between the parasitic capacitance Cr of the turned-off switching element and the resonance coil Lr by the resonance coil Lr and the parasitic capacitance Cr of the switching elements Sa, Sb, Sc, and Sd.
  • the quarter period T0 of this resonance is expressed by the following equation (1).
  • the transformer Tr When the transformer Tr receives a periodically changing current from the full bridge type switching circuit 31, the transformer Tr outputs a voltage that similarly changes to the secondary winding.
  • the transformer Tr ensures insulation between the primary winding side and the secondary winding side.
  • the rectifier circuit 32 rectifies the output voltage of the transformer Tr and outputs it to the choke coil L31.
  • the choke coil L31 causes a direct current to flow according to the voltage of the rectifier circuit 32 and outputs it to the load 60.
  • the bypass capacitor C31 suppresses fluctuations in the output voltage.
  • control unit 40 and the data table 50 according to the first to third embodiments will be described.
  • the control unit 40 refers to the output current and output voltage supplied to the load 60 to determine the optimum dead times Td1 and Td2. Details of the dead times Td1 and Td2 will be described later.
  • the data table 50 has a data table in which the output voltage and output current supplied to the load 60 are associated with the optimum dead times Td1 and Td2.
  • the control unit 40 of the first embodiment outputs a PFC switching signal to the control terminals of the switching elements S11 and S12 of the PFC circuit 13 to turn on and off the switching elements S11 and S12.
  • the control part 40 controls the PFC circuit 13 so that the target PFC output voltage (for example, 400V) is obtained, and the harmonics which flow out into AC power supply Vs are suppressed.
  • the control unit 40 outputs a DC / DC switching signal to the control terminals of the switching elements Sa, Sb, Sc, Sd, and controls on / off of the switching elements Sa, Sb, Sc, Sd. Thereby, the DC / DC converter 30 operates so that an output voltage and an output current corresponding to the load 60 are obtained.
  • FIGS. 1-10 details of the control of the DC / DC converter 30 will be described with reference to FIGS.
  • FIG. 2A shows on / off of the switching element Sa
  • FIG. 2B shows on / off of the switching element Sb
  • FIG. 2C shows on / off of the switching element Sc
  • Shows on / off of the switching element Sd (e) shows the voltage Va across the switching element Sa
  • (f) shows the voltage Vb across the switching element Sb
  • (g) shows the switching element Sb.
  • the both-ends voltage Vc of Sc is shown
  • (h) shows the both-ends voltage Vd of the switching element Sd.
  • the control unit 40 first performs phase shift control of the DC / DC converter 30 according to the load 60.
  • the control unit 40 performs switching control of the four switching elements Sa, Sb, Sc, Sd with a predetermined duty ratio.
  • the control unit 40 changes the switching phase between one and the other of the pair of switching elements Sa and Sd.
  • the period Ton1 during which current flows in the switching elements Sa and Sd changes.
  • the control unit 40 changes the switching phase between one of the other pair of switching elements Sb and Sc and the other.
  • Ton2 in which a current flows in the switching elements Sb and Sc changes.
  • the control unit 40 further performs ZVS control of the DC / DC converter 30.
  • the control unit 40 provides a dead time Td1 from turning off one of the two switching elements Sa and Sb that are not turned on at the same time to turning on the other.
  • a dead time Td2 is provided from when one of the two switching elements Sc and Sd that are not simultaneously turned on is turned on to the other.
  • the control unit 40 determines the dead times Td1 and Td2 using the data table 50 based on the output voltage detection signal and the output current detection signal.
  • the data table 50 stores the values of the optimum dead times Td1 and Td2 for each output voltage and output current, and the control unit 40 performs ZVS control using these values.
  • the dead time Td1 from when the switching element Sb is turned off to when the switching element Sa is turned on will be described.
  • the voltage Va (source-drain voltage) across the switching element Sa can be made zero at the end of the dead time Td1 period ((e) in FIG. 2). See).
  • the dead time Td1 different from the standard dead time value is used, so that the voltage Va across the switching element Sa is zero at the end of the dead time Td1 period. Can be. Thereby, a switching loss can be made very low.
  • FIG. 4 is a waveform diagram showing a first example and a second example of a resonance waveform that changes according to the output.
  • 4A is a standard waveform diagram
  • FIG. 4B is a waveform diagram changed from the standard.
  • FIG. 5 is a waveform diagram showing a third example and a fourth example of resonance waveforms that change according to the output.
  • 5A is a standard waveform diagram
  • FIG. 5B is a waveform diagram changed from the standard. 4 and 5 show waveforms when resonance is continued without switching on / off the switching elements Sa, Sb, Sc, and Sd at the end of the dead times Td1 and Td2. .
  • the optimum dead times Td1 and Td2 are determined in advance based on a resonance waveform obtained from a simulation considering details of a circuit or a resonance waveform obtained by actually measuring a circuit in operation.
  • As the circuit parameters an output voltage and an output current are selected.
  • By performing simulation or actual measurement according to a plurality of assumed parameters it is possible to obtain optimum dead times Td1 and Td2 corresponding to a plurality of assumed operating states.
  • the dead time Td1 when the switching element Sa is turned on after the switching element Sb is turned off will be described. Since the dead time Td1 when the switching element Sb is turned on after the switching element Sa is turned off and the dead time Td2 related to the switching elements Sc and Sd are the same as the following, detailed description thereof is omitted.
  • FIG. 4A shows a resonance waveform generated between the two output nodes n1 and n2 of the full-bridge switching circuit 31 when the output of the DC / DC converter 30 is an output voltage of 400V and an output current of 9A. Show.
  • the optimum dead time Td1 corresponding to this parameter is 1/4 of the standard LC resonance period, and this value is registered in the data table 50.
  • FIG. 4B shows a resonance waveform generated between the two output nodes n1 and n2 of the full-bridge switching circuit 31 when the output of the DC / DC converter 30 is an output voltage of 400V and an output current of 18A. Show. Note that the PFC output voltages in FIGS. 4A and 4B are the same.
  • the optimum dead time Td1 corresponding to this parameter is a value shorter than 1/4 of the standard LC resonance period (Td1 in FIG. 4B), and this value is registered in the data table 50.
  • FIG. 5A shows the output of the two output nodes n1 and n2 of the full-bridge switching circuit 31 when the output of the DC / DC converter 30 is an output voltage of 400 V and an output current of 9 A (output power 3.6 kW). The resonance waveform generated between them is shown.
  • the voltage Va (source / drain) of the switching element Sa that is turned on next is 1 ⁇ 4 of the LC resonance period obtained from the inductance value of the resonance coil Lr and the capacitance value of the parasitic capacitance Cr of the switching element Sa.
  • the voltage Vds) is zero.
  • the optimum dead time Td1 corresponding to this parameter is 1/4 of the standard LC resonance period, and this value is registered in the data table 50.
  • FIG. 5B shows the output of the two output nodes n1 and n2 of the full-bridge switching circuit 31 when the output of the DC / DC converter 30 is an output voltage of 200 V and an output current of 18 A (output power of 3.6 kW). The resonance waveform generated between them is shown.
  • FIG. 5B parameters are set such that the output power is the same as in FIG. Note that the PFC output voltages in FIG. 5A and FIG. 5B are the same.
  • the optimum dead time Td1 corresponding to this parameter is a value shorter than 1/4 of the standard LC resonance period (Td1 in FIG. 5B), and this value is registered in the data table 50.
  • a standard resonance waveform and an example of a resonance waveform different from the standard are shown.
  • the resonance waveform different from the standard is variously deformed depending on the parameters of the output voltage and the output current. Therefore, the parameter values are changed in various ways, the simulation or the actual measurement of the circuit is performed, the optimum dead times Td1 and Td2 corresponding to the respective parameter values are obtained in advance, and these are registered in the data table 50. Thereby, the optimum ZVS control is achieved by the optimum dead times Td1 and Td2, and the switching loss can be greatly reduced.
  • control unit 40 determines the optimum dead times Td1 and Td2 by referring to the PFC output voltage in addition to the output voltage and the output current.
  • the data table 50 includes a data table in which the PFC output voltage, the output voltage and output current supplied to the load 60, and the optimum dead times Td1 and Td2 are associated with each other.
  • the control unit 40 outputs a PFC switching signal to the control terminals of the switching elements S11 and S12 of the PFC circuit 13 to turn on and off the switching elements S11 and S12.
  • the control part 40 controls the PFC circuit 13 so that the target PFC output voltage (for example, 400V) is obtained, and the harmonics which flow out into AC power supply Vs are suppressed.
  • the control unit 40 determines the dead times Td1 and Td2 using the data table 50 based on the PFC output voltage, the output voltage detection signal of the DC / DC converter 30, and the output current detection signal. Further, the control unit 40 outputs a DC / DC switching signal to the control terminals of the switching elements Sa, Sb, Sc, and Sd, and controls on / off of the switching elements Sa, Sb, Sc, and Sd. Thereby, the DC / DC converter 30 operates so that an output voltage and an output current corresponding to the load 60 are obtained.
  • FIG. 6 is a waveform diagram showing fifth and sixth examples of resonance waveforms that change in accordance with input / output.
  • 6A is a standard waveform diagram
  • FIG. 6B is a waveform diagram changed from the standard.
  • FIG. 7 is a waveform diagram showing a seventh example and an eighth example of resonance waveforms that change according to input / output.
  • 7A is a standard waveform diagram
  • FIG. 7B is a waveform diagram changed from the standard.
  • 6 and 7 show waveforms when resonance is continued without switching on / off of the switching elements Sa, Sb, Sc, Sd at the end of the dead times Td1, Td2. .
  • the optimum dead times Td1 and Td2 are determined in advance based on a resonance waveform obtained from a simulation considering details of a circuit or a resonance waveform obtained by actually measuring a circuit in operation.
  • the circuit parameters the PFC output voltage, the output voltage of the DC / DC converter 30 and the output current are selected.
  • By performing simulation or actual measurement according to a plurality of assumed parameters it is possible to obtain optimum dead times Td1 and Td2 corresponding to a plurality of assumed operating states.
  • the dead time Td1 when the switching element Sa is turned on after the switching element Sb is turned off will be described. Since the dead time Td1 when the switching element Sb is turned on after the switching element Sa is turned off and the dead time Td2 related to the switching elements Sc and Sd are the same as the following, detailed description thereof is omitted.
  • ⁇ Fifth example> 6A is generated between the two output nodes n1 and n2 of the full bridge type switching circuit 31 when the PFC output voltage is 400V, the output voltage of the DC / DC converter 30 is 300V, and the output current is 9A.
  • a resonance waveform is shown.
  • the optimum dead time Td1 corresponding to this parameter is 1/4 of the standard LC resonance period, and this value is registered in the data table 50.
  • ⁇ Sixth example> 6B is generated between the two output nodes n1 and n2 of the full-bridge switching circuit 31 when the PFC output voltage is 350V, the output voltage of the DC / DC converter 30 is 300V, and the output current is 9A. A resonance waveform is shown.
  • the optimum dead time Td1 corresponding to this parameter is a value shorter than 1/4 of the standard LC resonance period (Td1 in FIG. 6B), and this value is registered in the data table 50.
  • ⁇ Seventh example> 7A is generated between the two output nodes n1 and n2 of the full bridge type switching circuit 31 when the PFC output voltage is 400V, the output voltage of the DC / DC converter 30 is 300V, and the output current is 9A.
  • a resonance waveform is shown.
  • the voltage Va (source / drain) of the switching element Sa that is turned on next is 1 ⁇ 4 of the LC resonance period obtained from the inductance value of the resonance coil Lr and the capacitance value of the parasitic capacitance Cr of the switching element Sa.
  • the voltage Vds) is zero.
  • the optimum dead time Td1 corresponding to this parameter is 1/4 of the standard LC resonance period, and this value is registered in the data table 50.
  • ⁇ Eighth example> 7B is generated between the two output nodes n1 and n2 of the full bridge type switching circuit 31 when the PFC output voltage is 400V, the output voltage 350V of the DC / DC converter 30 and the output current 9A. A resonance waveform is shown.
  • the optimum dead time Td1 corresponding to this parameter is a value shorter than 1/4 of the standard LC resonance period (Td1 in FIG. 7B), and this value is registered in the data table 50.
  • the optimum dead times Td1 and Td2 are determined by referring to the PFC output voltage in addition to the output voltage and output current of the DC / DC converter 30. Therefore, the load applied to the DC / DC converter 30 can be assumed more accurately, and the dead times Td1 and Td2 that can significantly suppress the switching loss can be used.
  • the control unit 40 further determines the PFC output voltage based on the input of the PFC circuit 13 and the output of the DC / DC converter 30. Then, the control unit 40 determines optimum dead times Td1 and Td2 based on the PFC output voltage, the output voltage of the DC / DC converter 30, and the output current of the DC / DC converter 30.
  • a control unit that controls the PFC output voltage and a control unit that controls the dead time may be provided separately.
  • the data table 50 includes first data in which the input voltage and input current of the PFC circuit 13, the output voltage and output current supplied to the load 60, and the target PFC output voltage are associated with each other. Has a table.
  • the case where the input voltage and input current of the PFC circuit, the output voltage and output current of the DC / DC converter, and the target PFC output voltage are associated with each other is exemplified.
  • a data table in which the input voltage of the circuit and the output voltage of the DC / DC converter are associated with the target PFC output voltage may be used. Also, not all of the input voltage, input current, output voltage and output current of the PFC circuit are detected, but the input voltage, input current, output voltage and output current of the PFC circuit are not detected. Three of them may be detected, and the remaining one may be estimated from the three detection results.
  • the data table 50 further includes a second data table in which the PFC output voltage, the output voltage and output current supplied to the load 60, and the optimum dead times Td1 and Td2 are associated with each other.
  • the control unit 40 of the third embodiment outputs a PFC switching signal to the control terminals of the switching elements S11 and S12 of the PFC circuit 13 to turn on and off the switching elements S11 and S12. Thereby, the control unit 40 controls the PFC circuit 13 so that a target PFC output voltage can be obtained and harmonics flowing out to the AC power supply Vs are suppressed.
  • the control unit 40 determines a target PFC output voltage based on the input current detection signal, the input voltage detection signal of the PFC circuit 13, the output current detection signal of the DC / DC converter 30, and the output voltage detection signal. At this time, the control unit 40 may obtain a target PFC output voltage using the data table 50.
  • the control unit 40 outputs a DC / DC switching signal to the control terminals of the switching elements Sa, Sb, Sc, Sd, and controls on / off of the switching elements Sa, Sb, Sc, Sd.
  • the DC / DC converter 30 operates so that an output voltage and an output current corresponding to the load 60 are obtained.
  • the control unit 40 determines the dead times Td1 and Td2 using the data table 50 based on the PFC output voltage, the output voltage detection signal of the DC / DC converter 30, and the output current detection signal.
  • the data table 50 may store the values of the dead times Td1 and Td2 that are optimal for the PFC output voltage, the output voltage and output current of the DC / DC converter 30.
  • the PFC output voltage is determined based on the input of the PFC circuit 13 and the output of the DC / DC converter 30 in order to improve the power conversion efficiency of the entire switching power supply device.
  • the control unit 40 includes an input current detection signal, an input voltage detection signal of the PFC circuit 13, an output current detection signal of the DC / DC converter 30, an output voltage detection signal, and first data included in the data table 50. Based on the table, an optimal “target PFC output voltage” is determined.
  • the first data table is basically a table in which the target PFC output voltage increases as both the input of the PFC circuit 13 and the output of the DC / DC converter 30 increase.
  • the control unit 40 controls the PFC circuit 13 so as to obtain the determined target PFC output voltage, while based on the PFC output voltage, the output voltage detection signal of the DC / DC converter 30, and the output current detection signal, Using the data table 50, dead times Td1 and Td2 are determined.
  • the method for determining the dead times Td1 and Td2 is the same as that in the second embodiment, and is therefore omitted.
  • the PFC output voltage is dynamically changed based on the input of the PFC circuit 13 and the output of the DC / DC converter 30. Thereby, the power conversion efficiency of the whole switching power supply device can be improved.
  • the dead times Td1 and Td2 are determined based on the PFC output voltage, the output voltage detection signal of the DC / DC converter 30, and the output current detection signal, the dead time is changed along with the change of the PFC output voltage. Times Td1 and Td2 can also be changed dynamically. Thereby, improvement of the power conversion efficiency of the whole switching power supply device and suppression of switching loss can be realized, and high power conversion efficiency can be realized.
  • the switching power supply device of the embodiment even when the resonance waveform obtained by the ZVS control is different from the standard waveform in the phase shift full-bridge DC / DC converter, the standard value is obtained.
  • the dead times Td1 and Td2 that are different from the above, switching loss can be significantly suppressed and high power conversion efficiency can be realized.
  • the switching power supply device of the embodiment since the saturable choke coil is not used as in the prior art document 1, it is possible to realize high power conversion efficiency while suppressing an increase in size.
  • the configuration including the AC / DC converter 10 in the previous stage of the DC / DC converter 30 is shown as the switching power supply device.
  • the switching power supply device may not include the AC / DC converter 10.
  • the PFC output voltage is replaced with the input DC voltage of the DC / DC converter 30 in the description of the embodiment, the same operation as in the embodiment can be obtained.
  • the configuration for determining the optimum dead time using the data table is shown, but the dead time may be determined using a calculation formula.
  • the present invention can be used for a switching power supply device having a phase shift full bridge type DC / DC converter.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Dc-Dc Converters (AREA)
  • Inverter Devices (AREA)
PCT/JP2015/005809 2014-12-05 2015-11-20 スイッチング電源装置 WO2016088322A1 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US15/520,104 US10008945B2 (en) 2014-12-05 2015-11-20 Switching power supply device
EP15865831.0A EP3229358B1 (en) 2014-12-05 2015-11-20 Switching power supply device
CN201580059924.1A CN107005165B (zh) 2014-12-05 2015-11-20 开关电源装置

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2014-246732 2014-12-05
JP2014246732A JP5866614B1 (ja) 2014-12-05 2014-12-05 スイッチング電源装置
JP2015236426A JP6452095B2 (ja) 2014-12-05 2015-12-03 スイッチング電源装置

Publications (1)

Publication Number Publication Date
WO2016088322A1 true WO2016088322A1 (ja) 2016-06-09

Family

ID=59337370

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2015/005809 WO2016088322A1 (ja) 2014-12-05 2015-11-20 スイッチング電源装置

Country Status (2)

Country Link
JP (2) JP5866614B1 (enrdf_load_stackoverflow)
WO (1) WO2016088322A1 (enrdf_load_stackoverflow)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6805787B2 (ja) * 2016-12-13 2020-12-23 株式会社明電舎 充電器のｅｍｉノイズ低減方法
KR101793696B1 (ko) * 2017-01-11 2017-11-03 주식회사 모스트파워 역률 제어 장치 및 역률 제어 방법
EP3609062A4 (en) * 2017-04-03 2020-04-08 Mitsubishi Electric Corporation POWER CONVERSION DEVICE
JP6932633B2 (ja) * 2017-12-25 2021-09-08 Fdk株式会社 スイッチング電源装置
KR102078281B1 (ko) * 2018-02-22 2020-02-17 한국전기연구원 풀 브리지 인버터 스위칭 제어 장치 및 방법
JP7061533B2 (ja) * 2018-08-02 2022-04-28 ニチコン株式会社 電源装置
CN109951089B (zh) * 2019-03-26 2020-12-15 哈工大（张家口）工业技术研究院 单相准单级式ac-dc变换器的控制方法
JP6823112B2 (ja) 2019-06-10 2021-01-27 株式会社京三製作所 電力変換装置
JP7409169B2 (ja) * 2019-06-18 2024-01-09 株式会社オートネットワーク技術研究所 絶縁型ｄｃｄｃコンバータ
JP6806277B2 (ja) * 2020-03-23 2021-01-06 株式会社明電舎 充電器のｅｍｉノイズ低減方法
CN114079417A (zh) * 2020-08-18 2022-02-22 厦门市必易微电子技术有限公司 一种交流斩波电路及单相交流电机驱动系统
EP4354719A4 (en) * 2021-06-15 2024-12-11 Thinking Power Technology (Shen Zhen) Limited Dc-dc converter and power supply device
CN113690983B (zh) * 2021-08-26 2024-01-23 长春捷翼汽车科技股份有限公司 死区时间确定方法、充电驱动电路、装置、设备及介质
KR20240032399A (ko) * 2022-09-02 2024-03-12 엘지전자 주식회사 Pfc 회로
CN115514232B (zh) * 2022-10-24 2025-05-02 Oppo广东移动通信有限公司 供电系统及其控制方法、电子设备

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006204048A (ja) * 2005-01-24 2006-08-03 Shindengen Electric Mfg Co Ltd 直列共振形コンバータ
JP2008099348A (ja) * 2006-10-05 2008-04-24 Kawamura Electric Inc Ｄｃ−ｄｃコンバータ
JP2013132112A (ja) * 2011-12-21 2013-07-04 Hitachi Computer Peripherals Co Ltd スイッチング電源装置及びその制御方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2512040B2 (ja) * 1987-12-04 1996-07-03 富士電気化学株式会社 電源装置
TW200505139A (en) * 2003-07-30 2005-02-01 Delta Electronics Inc Method and apparatus for decreasing capacitor current of bus
JP2008263735A (ja) * 2007-04-12 2008-10-30 Kawamura Electric Inc Ｄｃ−ｄｃコンバータ及びその制御方法
JP5547603B2 (ja) * 2010-10-13 2014-07-16 株式会社日立情報通信エンジニアリング 電源装置
JP2013188015A (ja) * 2012-03-08 2013-09-19 Mitsubishi Electric Corp 直流電源装置
JP5680050B2 (ja) * 2012-12-19 2015-03-04 オムロンオートモーティブエレクトロニクス株式会社 充電装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006204048A (ja) * 2005-01-24 2006-08-03 Shindengen Electric Mfg Co Ltd 直列共振形コンバータ
JP2008099348A (ja) * 2006-10-05 2008-04-24 Kawamura Electric Inc Ｄｃ−ｄｃコンバータ
JP2013132112A (ja) * 2011-12-21 2013-07-04 Hitachi Computer Peripherals Co Ltd スイッチング電源装置及びその制御方法

Also Published As

Publication number Publication date
JP6452095B2 (ja) 2019-01-16
JP5866614B1 (ja) 2016-02-17
JP2016111805A (ja) 2016-06-20
JP2016111922A (ja) 2016-06-20

Similar Documents

Publication Publication Date Title
JP6452095B2 (ja) スイッチング電源装置
EP3229358B1 (en) Switching power supply device
US10050534B1 (en) Systems and methods for self-adaptive current control
US10892687B2 (en) Asymmetric power converter, power converters, and operating power converters
JP5704124B2 (ja) スイッチング電源装置
JP6213318B2 (ja) 電流共振型直流電圧変換器、制御用集積回路および電流共振型直流電圧変換方法
US20140211515A1 (en) Dc-dc converter and power supply device having dc-dc converter
US9160238B2 (en) Power converter with current feedback loop
JP2017099182A (ja) 共振形電源装置
JPWO2014115618A1 (ja) スイッチング電源装置およびａｃ−ｄｃ電力変換システム
JP2017028873A (ja) 電力変換装置
JP2008131793A (ja) 直流変換装置
US20120087153A1 (en) INDIRECT D. C. CONVERTER WITH A SWITCHING FREQUENCY BEING DEPENDENT ON THE LOAD AND THE INPUT VOLTAGE AND A DEAD TIME DEPENDING ON THE SWITCHING FREQUENCY (Also Known as CONTROL CIRCUITRY, VOLTAGE CONVERTER, METHOD, AND COMPUTER PROGRAM)
US10361619B2 (en) Realizing ZVS and ZCS in a CCM boost converter with BCM control with a single switch
WO2015079573A1 (ja) 電源装置、検査装置、及び電源装置の最適化方法
JP2018196271A (ja) 電力変換装置
JP6048167B2 (ja) Ｄｃｄｃコンバータ及びこのｄｃｄｃコンバータを備えた電源装置
JP7109688B2 (ja) 電力変換装置
JP2022077574A (ja) 電力変換装置
CN113906662B (zh) 绝缘型dcdc转换器
JP6829220B2 (ja) スイッチング電源装置及びその制御方法
JP2018082527A (ja) スイッチング電源装置
JP6557035B2 (ja) スイッチング電源回路及びスイッチング電源制御方法
JP2021072730A (ja) 電源装置および電源装置の制御方法
KR20240021451A (ko) 양방향 공진형 직류-직류 컨버터를 이용한 전력 변환 장치 및 방법

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15865831

Country of ref document: EP

Kind code of ref document: A1

REEP Request for entry into the european phase

Ref document number: 2015865831

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2015865831

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 15520104

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE