WO2016037574A1 - 芯片封装方法和封装结构 - Google Patents

芯片封装方法和封装结构 Download PDF

Info

Publication number
WO2016037574A1
WO2016037574A1 PCT/CN2015/089304 CN2015089304W WO2016037574A1 WO 2016037574 A1 WO2016037574 A1 WO 2016037574A1 CN 2015089304 W CN2015089304 W CN 2015089304W WO 2016037574 A1 WO2016037574 A1 WO 2016037574A1
Authority
WO
WIPO (PCT)
Prior art keywords
chip
layer
substrate
sensing
cover layer
Prior art date
Application number
PCT/CN2015/089304
Other languages
English (en)
French (fr)
Inventor
王之奇
喻琼
王蔚
Original Assignee
苏州晶方半导体科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 苏州晶方半导体科技股份有限公司 filed Critical 苏州晶方半导体科技股份有限公司
Priority to US15/509,602 priority Critical patent/US10090217B2/en
Priority to KR1020177009731A priority patent/KR101974011B1/ko
Publication of WO2016037574A1 publication Critical patent/WO2016037574A1/zh

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/06—Containers; Seals characterised by the material of the container or its electrical properties
    • H01L23/08—Containers; Seals characterised by the material of the container or its electrical properties the material being an electrical insulator, e.g. glass
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293—Organic, e.g. plastic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/32—Holders for supporting the complete device in operation, i.e. detachable fixtures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/585—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries comprising conductive layers or plates or strips or rods or rings
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06V—IMAGE OR VIDEO RECOGNITION OR UNDERSTANDING
    • G06V40/00—Recognition of biometric, human-related or animal-related patterns in image or video data
    • G06V40/10—Human or animal bodies, e.g. vehicle occupants or pedestrians; Body parts, e.g. hands
    • G06V40/12—Fingerprints or palmprints
    • G06V40/13—Sensors therefor
    • G06V40/1306—Sensors therefor non-optical, e.g. ultrasonic or capacitive sensing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/24227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect not connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the semiconductor or solid-state body being mounted in a cavity or on a protrusion of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/24246—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic the HDI interconnect connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the item being planar
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45139—Silver (Ag) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/45184—Tungsten (W) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/60—Protection against electrostatic charges or discharges, e.g. Faraday shields
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19—Manufacturing methods of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00012—Relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015—Shape
    • H01L2924/10155—Shape being other than a cuboid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Definitions

  • the present disclosure relates to the field of semiconductor manufacturing technologies, and in particular, to a chip packaging method and a package structure.
  • fingerprint identification technology has the characteristics of good security, high reliability and simple and convenient use, which makes fingerprint recognition technology widely used in various fields to protect personal information security.
  • information security of various electronic products has always been one of the key points of technology development.
  • mobile terminals such as mobile phones, notebook computers, tablet computers, digital cameras, etc.
  • the demand for information security is more prominent.
  • the sensing method of the fingerprint identification device includes a capacitive (electric field type) and an inductive type, and the fingerprint identification device obtains the fingerprint information of the user by extracting the user fingerprint and converting the user fingerprint into an electrical signal output.
  • FIG. 1 is a cross-sectional structural diagram of a fingerprint identification device, including: a substrate 100; a fingerprint identification chip 101 coupled to the surface of the substrate 100; and a glass substrate covering the surface of the fingerprint identification chip 101. 102.
  • the fingerprint identification chip 101 has one or more capacitor plates therein. Since the skin or the subcutaneous layer of the user's finger has convex ridges and valleys of depressions, when the user's finger 103 contacts the surface of the glass substrate 102, the distance between the ridge and the valley to the fingerprint recognition chip 101 is different, and therefore, the user's finger 103 The capacitance between the ridge or valley and the capacitor plate is different, and the fingerprint identification core
  • the slice 101 is capable of acquiring the different capacitance values and converting them into corresponding electrical signal outputs, and after the fingerprint identification device summarizes the received electrical signals, the fingerprint information of the user can be acquired.
  • the sensitivity of the fingerprint recognition chip is high, and the manufacture and application of the fingerprint recognition device are limited.
  • the problem solved by the embodiment of the present invention is to simplify the packaging method of the fingerprint identification chip, simplify the packaging structure of the formed fingerprint identification chip, and reduce the sensitivity of the sensing chip, so that the packaging method and the package structure are widely used. .
  • an embodiment of the present invention provides a fingerprint identification chip packaging method, including: providing a substrate; coupling the sensing chip to the substrate, the sensing chip including a first surface, and a second surface opposite to the first surface a surface, the sensing chip further includes a sensing area on the first surface, a second surface of the sensing chip faces the substrate; forming a plastic sealing layer on the substrate, a surface of the plastic sealing layer and the sensing chip The first surface is flush; a cover layer is formed on the first surface of the plastic seal layer and the sensing chip.
  • the cover layer has a thickness of less than or equal to 100 micrometers.
  • the cover layer has a thickness of 20 micrometers to 100 micrometers; the cover layer has a Mohs hardness of greater than or equal to 8H; and the cover layer has a dielectric constant greater than or equal to 7.
  • the material of the cover layer comprises at least one of an inorganic nano material or a polymer material.
  • the forming process of the cover layer is a screen printing process, a spin coating process or a spraying process.
  • the polymer material comprises an epoxy resin, a polyimide resin, a benzocyclobutene resin, a polybenzoxazole resin, a polybutylene terephthalate, a polycarbonate, a polyparaphenylene At least one of ethylene glycol dicarboxylate, polyethylene, polypropylene, polyolefin, polyurethane, polyolefin, polyethersulfone, polyamide, polyurethane, ethylene-vinyl acetate copolymer or polyvinyl alcohol.
  • the inorganic nano material is aluminum oxide and/or cobalt oxide.
  • the forming process of the cover layer is a chemical vapor deposition process, a physical vapor deposition process, an atomic layer deposition process, a screen printing process, a spin coating process, or a spray process.
  • the color of the cover layer includes black and/or white.
  • the material of the plastic sealing layer is a polymer material.
  • the forming process of the plastic sealing layer is a transfer process, a screen printing process, a spin coating process or a spraying process.
  • the sensing chip further includes a peripheral area located on the first surface and surrounding the sensing area.
  • the method further includes: forming an edge groove in a peripheral region of the sensing chip before forming the plastic sealing layer, the side surface of the sensing chip exposing the edge groove; at a periphery of the sensing chip The surface of the region, as well as the sidewalls and bottom surface of the edge recess, form a chip circuit.
  • the edge groove is a continuous groove surrounding the sensing area, or the edge groove is a plurality of discrete grooves surrounding the sensing area.
  • the plastic sealing layer is further formed in the edge groove, and the plastic sealing layer is flush with the sensing area of the sensing chip.
  • the method further includes forming a first pad at the bottom of the edge groove, and the chip circuit is connected to the first pad.
  • the substrate has a first side
  • the sensing chip is coupled to a first side of the substrate
  • the first side of the substrate has a second pad
  • the method further includes: forming a conductive line before forming the plastic sealing layer, wherein the two ends of the conductive line are respectively connected to the first pad and the second pad.
  • a point at which the conductive line has the largest distance from the first side of the substrate is an apex, and the apex is lower than the surface of the plastic sealing layer.
  • the method further includes: forming a conductive layer on the sidewall surface of the sensing chip, the first side of the substrate, and the edge groove, and the two ends of the conductive layer are respectively connected to the first pad and the second pad.
  • the method further includes: forming a first bonding layer on the first side of the substrate or the second surface of the sensing chip before coupling the sensing chip to the substrate;
  • the sensing chip is fixed to the first side of the substrate.
  • the method further includes: forming a second bonding layer on the first surface of the molding layer and the sensing chip; forming a covering layer on the surface of the second bonding layer.
  • the cover layer is a glass substrate, the glass substrate has a dielectric constant of 6-10, and the thickness is 100 micrometers to 300 micrometers; or the cover layer is a ceramic substrate, and the dielectric of the ceramic substrate The constant is 20 to 100 and the thickness is 100 to 200 micrometers.
  • the color of the second bonding layer comprises black and/or white.
  • a color layer is formed on the surface of the second bonding layer, the cover layer is formed on the surface of the color layer, and the color of the color layer comprises black and/or white.
  • the method further includes: forming a protection ring on the substrate, the protection ring surrounding the sensing chip, the plastic sealing layer and the cover layer, exposing a partial cover layer on the sensing area.
  • the method further includes: forming an outer casing surrounding the plastic sealing layer, the sensing chip, the covering layer and the protection ring, the outer casing exposing a partial covering layer on the sensing area.
  • the method further includes: forming an outer casing surrounding the plastic sealing layer, the sensing chip and the covering layer, the outer casing exposing a partial covering layer on the sensing area.
  • a connecting portion is formed at one end of the substrate, and the connecting portion is used for electrically connecting the sensing chip to an external circuit.
  • the embodiment of the present invention further provides a fingerprint identification chip package structure, including: a substrate; a sensing chip coupled to the substrate, the sensing chip includes a first surface, and a second surface opposite to the first surface, the sensing chip further Included in the sensing region on the first surface, the second surface of the sensing chip faces the substrate; a plastic sealing layer on the substrate, the surface of the plastic sealing layer is flush with the first surface of the sensing chip; The plastic layer and the cover layer of the first surface of the sensing chip.
  • the sensing chip further includes a peripheral area located on the first surface and surrounding the sensing area.
  • the sensing chip further includes an edge groove in the peripheral region, a side surface of the sensing chip exposes the edge groove; a surface of the peripheral region of the sensing chip, and a sidewall of the edge groove And the chip circuit on the bottom surface.
  • the edge groove is a continuous groove surrounding the sensing area; or the edge groove is a plurality of discrete grooves surrounding the sensing area.
  • the plastic sealing layer is further located in the edge groove, and the plastic sealing layer is flush with the sensing area of the sensing chip.
  • the method further includes: a first pad located at a bottom of the edge groove, and the chip circuit is connected to the first pad.
  • the substrate has a first side
  • the sensing chip is coupled to a first side of the substrate
  • the first side of the substrate has a second pad
  • the method further includes: a conductive line, wherein the two ends of the conductive line are respectively connected to the first pad and the second pad.
  • a point at which the conductive line has the largest distance from the first side of the substrate is an apex, and the apex is lower than the surface of the plastic sealing layer.
  • the method further includes: a conductive layer on the sidewall of the sensing chip, the first side of the substrate, and the edge groove, the two ends of the conductive layer being respectively connected to the first pad and the second pad.
  • the method further includes: a first bonding layer between the sensing chip and the substrate.
  • the cover layer has a thickness of 20 micrometers to 100 micrometers; the cover layer has a Mohs hardness of greater than or equal to 8H; the cover layer has a dielectric constant greater than or equal to 7; and the cover layer material comprises Inorganic nanomaterials and/or polymeric materials; the polymeric materials include epoxy resins, polyimide resins, benzocyclobutene resins, polybenzoxazole resins, polybutylene terephthalate, poly Carbonate, polyethylene terephthalate, polyethylene, polypropylene, polyolefin, polyurethane, polyolefin, polyethersulfone, polyamide, polyurethane, ethylene-vinyl acetate copolymer or polyvinyl alcohol At least one of; the inorganic nanomaterials include aluminum oxide and/or cobalt oxide; the color of the cover layer includes black and/or white.
  • the polymeric materials include epoxy resins, polyimide resins, benzocyclobutene resins, polybenzo
  • a second bonding layer between the cover layer and the first surface of the molding layer and the sensing chip.
  • the cover layer is a glass substrate, the glass substrate has a dielectric constant of 6-10, and the thickness is 100 micrometers to 300 micrometers; or the cover layer is a ceramic substrate, and the dielectric of the ceramic substrate The constant is 20 to 100 and the thickness is 100 to 200 micrometers.
  • the color of the second bonding layer comprises black and/or white.
  • a color layer is located on the surface of the second bonding layer, the cover layer is located on the surface of the color layer, and the color of the color layer comprises black and/or white.
  • the method further includes: a protection ring on the substrate, the protection ring surrounding the sensing chip, the plastic sealing layer and the cover layer, exposing a partial cover layer on the sensing area.
  • the method further includes: an outer casing surrounding the plastic sealing layer, the sensing chip, the covering layer and the protection ring, the outer casing exposing a partial covering layer on the sensing area.
  • the method further includes: an outer casing surrounding the plastic sealing layer, the sensing chip and the covering layer, the outer casing exposing a partial covering layer on the sensing area.
  • one end of the substrate has a connecting portion for electrically connecting the sensing chip to an external circuit.
  • FIG. 1 is a schematic cross-sectional structural view of a fingerprint recognition device
  • FIG. 2 to FIG. 6 are schematic cross-sectional structural views showing a process of forming a fingerprint identification chip package structure according to an embodiment of the present invention
  • FIG. 7 to 11 are schematic cross-sectional views showing a fingerprint identification chip package structure according to another embodiment of the present invention.
  • the sensitivity of the fingerprint recognition chip is relatively high, so that the manufacture and application of the fingerprint recognition device are limited.
  • the inventor of the present invention has found through research that, referring to FIG. 1 , the surface of the fingerprint identification chip 101 is covered with a glass substrate 102 for protecting the fingerprint identification chip 101 , and the user's finger 103 directly faces the glass substrate 102 .
  • the thickness of the glass substrate 102 is relatively thick.
  • the fingerprint recognition chip 101 is required to have high sensitivity to ensure accurate extraction of the user's fingerprint.
  • the high-sensitivity fingerprint identification chip is difficult to manufacture and the manufacturing cost is high, which in turn causes the application and promotion of the fingerprint identification chip to be limited.
  • a capacitance can be formed between the user's finger 103 and the capacitive plate in the fingerprint identification chip 101; wherein the user The finger 103 and the capacitor plate are the two poles of the capacitor, and the glass substrate 102 is a dielectric between the two poles of the capacitor.
  • the capacitance value between the user's finger 103 and the capacitor substrate is large, and the difference in height between the ridge and the valley of the user's finger 103 is small, and therefore, the ridge is The difference between the capacitance value between the capacitor plates and the capacitance value between the valley and the capacitor plate is extremely small, and the fingerprint identification chip 101 is required in order to accurately detect the difference in the capacitance value. Has a higher sensitivity.
  • the present invention provides a fingerprint identification chip packaging method and package structure.
  • the surface of the plastic sealing layer formed on the substrate is flush with the first surface of the sensing chip (for example, a fingerprint identification chip), the plastic sealing layer is used to protect the sensing chip, and the The sensing chip is electrically isolated from the external environment.
  • the surface of the plastic sealing layer is flush with the first surface of the sensing chip, a coating layer can be directly formed on the first surface of the plastic sealing layer and the sensing chip, without additionally performing a patterning process on the covering layer, not only
  • the process of forming the cover layer is simplified, and unnecessary damage to the sensing area of the sensing chip during the process of forming the cover layer can be avoided, and the fingerprint data obtained by the sensing area is ensured to be accurate.
  • the cover layer replaces the conventional glass substrate and can be directly in contact with the user's finger for protecting the sensor chip.
  • the cover layer can be thinner, and the cover layer can reduce the distance from the first surface of the sensor chip to the surface of the cover layer, so that the sensor chip can easily detect the user fingerprint, correspondingly
  • the package structure reduces the sensitivity of the sensing chip, and the packaging structure of the fingerprint identification chip is more widely used.
  • FIG. 2 to FIG. 6 are schematic cross-sectional structural views showing a process of forming a fingerprint identification chip package structure according to an embodiment of the present invention.
  • a substrate 200 is provided.
  • the substrate 200 is a rigid substrate or a flexible substrate, and the device or the terminal of the sensing chip 201 can be adjusted as needed.
  • the substrate 200 is a rigid substrate, and the rigid substrate is a PCB substrate.
  • the substrate 200 has a first side 230, and the first side 230 of the substrate 200 is used to couple the sensing chip.
  • the first side 230 of the substrate 200 has a wiring layer (not shown) and a second pad 206, the wiring layer is connected to the second pad 206, and the second pad 206 is used for sensing Chip circuit connection on the surface of the chip.
  • a connecting portion 240 is formed at one end of the substrate 200, and the connecting portion 240 is for electrically connecting the sensing chip to an external circuit.
  • the material of the connecting portion 240 includes a conductive material, and the connecting portion 240 is electrically connected to the wiring layer, so that the chip circuit on the sensing chip can pass through the wiring layer and the connecting portion 240 of the first side surface 230 of the substrate 200, and An external circuit or device makes an electrical connection to deliver an electrical signal.
  • a sensing chip 201 is fixed on the substrate 200.
  • the sensing chip 201 has a first surface 210 and a second surface 220 opposite to the first surface 210.
  • the sensing chip 201 includes a first surface.
  • the sensing area 211 of the 210, the second surface 220 of the sensing chip 201 faces the substrate 200.
  • the first adhesive layer 208 is adhered to the second surface 220 of the sensing chip 201, and the first adhesive layer 208 is pasted to the first side 230 of the substrate 200, thereby The sensing chip 201 is fixed to the first side 230 of the substrate 200. Subsequently, the sensing chip 201 can be coupled to the substrate 200 by a wire bonding process, even if electrical connection is made between the sensing chip 201 and the wiring layer on the substrate 200.
  • the first adhesive layer 208 can be formed at a corresponding position of the first side 230 of the substrate 200 to fix the sensing chip 201, and the sensing chip 201 is pasted on the surface of the first adhesive layer 208.
  • the sensor chip 201 is fixed to the substrate 200.
  • a capacitance structure or an inductive structure for acquiring user fingerprint information is formed in the sensing area 211, so that the sensing area 211 can detect and receive fingerprint information of the user.
  • the sensing chip 201 further includes a peripheral region 212 on the first surface 210 and surrounding the sensing region 211, and a chip circuit 215 is formed in the peripheral region 212 of the first surface 210 of the sensing chip 201.
  • the chip circuit 215 is electrically connected to the capacitor structure or the inductor structure in the sensing region 211 for processing the electrical signal output by the capacitor structure or the inductor structure.
  • At least one capacitor plate is formed in the sensing region 211.
  • the capacitor plate, the cover layer and the user's finger form a capacitor structure.
  • the sensing area 211 can acquire the difference in capacitance value between the surface ridges and valleys of the user's finger and the capacitor plate, and output the capacitance value difference through the chip circuit 215 to output the user fingerprint data.
  • the sensing chip 201 further includes: an edge groove 204 located in the peripheral region 212, the sidewall of the sensing chip 201 exposing the edge groove 204, the edge groove 204 A first pad 205 is formed on the bottom.
  • the edge groove 204 is used to form an output end of the chip circuit 215, that is, the first pad 205, and subsequently through the wire bonding process, the first pad 205 can be electrically connected to the wiring layer on the substrate 200.
  • the chip circuit 215 located in the peripheral region 212 of the sensing chip 201 covers the sidewall and the bottom surface of the edge groove 204, and the chip circuit 215 at the bottom of the edge groove 204 is connected to the first solder.
  • the pads 205 are connected.
  • the edge groove 204 is a continuous groove surrounding the sensing region 211, and the bottom surface of the continuous edge groove 204 has one or several first pads 205.
  • the edge groove 204 is a plurality of discrete grooves surrounding the sensing region 211, and each edge groove 204 has one or several first pads 205 therein. The number and distribution state of the first pads 205 are designed according to the specific circuit wiring requirements of the chip circuit 215.
  • the sidewall of the edge groove 204 is inclined with respect to the surface of the sensing chip 201, and the angle between the sidewall of the edge groove 204 and the bottom is an obtuse angle.
  • the sidewalls of the inclined edge recess 204 facilitate the formation process of the chip circuit 215, and the deposition or etching process for forming the chip circuit 215 is easily performed on the sidewall surface of the edge recess 204.
  • the sensing chip 201 is coupled to the substrate 200.
  • Coupling the sensing chip 201 with the substrate 200 enables the sensing chip 201 and the substrate 200 to be electrically interconnected.
  • the conductive line 207 is formed by a wire bonding process, and the two ends of the conductive line 207 are respectively connected to the first pad 205 and the second pad 206, so that the sensing chip 201 and the substrate 200 are electrically connected to each other. Even.
  • the conductive line 207 can electrically connect the chip circuit 215 to the wiring layer on the substrate 200, and the wiring layer is electrically connected to the connection portion 240, so that the chip circuit 215 and the sensing region 211 on the surface of the sensing chip 201 can be connected to the external circuit. Or the device transmits electrical signals.
  • the material of the conductive wire 207 is a metal, and the metal is copper, tungsten, aluminum, gold or silver. The process of electrically connecting the sensing chip 201 and the substrate 200 by the wire bonding process is simple, and the process cost is low.
  • the wire bonding process includes: providing a conductive wire 207; and connecting the two ends of the conductive wire 207 to the first pad 205 and the second pad 206 by a soldering process.
  • the material of the conductive wire 207 is a metal, and the metal is copper, tungsten, aluminum, gold or silver.
  • the conductive line 207 is wrapped by the plastic sealing layer, so that the conductive line 207 and the sensing chip 201, and the conductive line 207 are electrically isolated from the external environment. Since the conductive line 207 is connected between the first pad 205 and the second pad 206, the conductive line 207 is curved, and the point on the conductive line 207 that is the largest distance from the first side 230 of the substrate 200 is an apex.
  • the apex is also higher than the bottom surface of the edge groove 204, and the apex is lower than the first surface 210 of the sensing chip 201, due to the surface of the subsequently formed plastic sealing layer and the first of the sensing chip 201
  • the surface 210 is flush, so that the apex can be lower than the surface of the subsequently formed plastic sealing layer, so that the subsequently formed plastic sealing layer can completely wrap the conductive wire 207, so that the conductive wire 207 can be electrically isolated from the sensing chip 201, and The conductive line 207 is prevented from being exposed.
  • a conductive layer 211 (shown in FIG. 8) is formed on the sidewall surface of the sensing chip 201, the first side 230 of the substrate 200, and the edge recess 204, and the two ends of the conductive layer 211 are respectively It is connected to the first pad 205 and the second pad 206.
  • the forming process of the conductive layer 211 includes: forming a conductive film by a deposition process, an electroplating process, or an electroless plating process; etching a portion of the conductive film to form the conductive layer 211.
  • the material of the conductive layer 211 is a metal, and the metal is one or more of copper, tungsten, aluminum, silver, gold, titanium, tantalum, nickel, titanium nitride, and tantalum nitride.
  • a molding layer 202 is formed on the substrate 200 .
  • the molding layer 202 surrounds the sensing chip 201 , and the surface of the molding layer 202 is flush with the first surface 210 of the sensing chip 201 .
  • the plastic sealing layer 202 is used for fixing and protecting the sensing chip 201 and the conductive line 207, and between the conductive line 207 and the sensing chip 201, between the conductive line 207 and the external environment, and the sensing chip. Electrically isolated from the external environment.
  • the apex of the conductive line 207 is lower than the first surface 210 of the sensing chip 201, and the surface of the plastic sealing layer 202 is flush with the first surface 210 of the sensing chip 201, so The plastic encapsulation layer 202 can completely surround the conductive line 207.
  • the material of the plastic sealing layer 202 is a polymer material having good flexibility, ductility and covering ability, and the polymer material is epoxy resin, polyethylene, polypropylene, polyolefin, polyamide. Polyurethane, the plastic sealing layer 202 can also adopt other suitable molding materials.
  • the molding layer 202 can be formed by an injection molding process, a transfer molding process, or a screen printing process. Since the injection molding process, the transfection process, or the screen printing process can form the molding layer 202 having a predetermined shape, the surface of the formed molding layer 202 can be flush with the first surface 210 of the sensing chip 201 without The plastic encapsulation layer 202 performs an additional etching or polishing process, so that the damage to the first surface 210 of the sensing chip 201 is less, and the fingerprint information acquired by the sensing region 211 can be made more accurate.
  • the subsequently formed covering layer can be closely attached to the first of the plastic sealing layer 202 and the sensing chip 201.
  • the surface 210 does not need to perform an additional etching process on the cover layer. Therefore, the first surface 210 of the sensing chip 201 is not damaged, so that the detection result obtained by the sensing area 211 of the sensing chip 201 is more accurate.
  • the material of the plastic sealing layer 202 can be selected from a material having adhesiveness, and the subsequently formed covering layer portion is located on the surface of the plastic sealing layer 202, so that the covering layer can be fixed by the plastic sealing layer 202, so that the package is formed.
  • the structure of the process is simpler and helps to reduce the size of the package structure formed.
  • the plastic sealing layer 202 is also located in the edge groove 204, and the plastic sealing layer 202 and the sensing chip 201 are The surface of the sensing area 211 is flush.
  • a cover layer 203 is formed on the first surface 210 of the molding layer 202 and the sensing chip 201.
  • the cover layer 203 is used to protect the sensing area 211.
  • the sensing area 211 can acquire fingerprint information of the user.
  • the cover layer 203 has a Mohs hardness of greater than or equal to 8H.
  • the hardness of the cover layer 203 is high. Therefore, even if the thickness of the cover layer 203 is thin, the cover layer 203 is sufficient to protect the sensing area 211 of the sensing chip 201 when the user's finger moves on the surface of the cover layer 203. When the surface of the sensor chip 201 is not damaged.
  • the hardness of the cover layer 203 is high, the cover layer 203 is difficult to be deformed, and even if the user's finger presses against the surface of the cover layer 203, the thickness of the cover layer 203 is hard to change, thereby ensuring The detection result of the sensing area 211 is accurate.
  • the cover layer 203 has a dielectric constant greater than or equal to 7. Since the dielectric constant of the cover layer 203 is large, the electrical isolation capability of the cover layer 203 is strong, and the cover layer 203 has a strong protection capability for the sensing area 211.
  • the cover layer 203 has a thickness of 20 micrometers to 100 micrometers.
  • the thickness of the cover layer 203 is relatively thin, and when the user's finger is placed on the surface of the cover layer 203, the distance from the finger to the sensing area 211 is reduced. Therefore, the sensing area 211 more easily detects the fingerprint of the user's finger, thereby reducing the requirement for high sensitivity of the sensing chip 201.
  • the capacitance between the user's finger and the capacitor plate is inversely proportional to the thickness of the cover layer 203, and is proportional to the dielectric constant of the cover layer 203. Therefore, when the thickness of the cover layer 203 is higher than that of the cover layer 203, When the dielectric constant is large, the capacitance between the finger and the capacitor plate can be detected within the range that the sensing region 211 can detect, and the detection of the sensing region 211 is prevented from being too large or too small. .
  • the thickness of the cover layer 203 is in the range of 20 ⁇ m to 100 ⁇ m and the dielectric constant is in the range of greater than or equal to 7, the thickness of the cover layer 203 is increased, and the cover layer 203 is The dielectric constant is also increased correspondingly, and the capacitance value between the user's finger and the capacitor plate can be made larger, and the capacitance value is more easily detected by the sensing area 211.
  • the material of the cover layer 203 is a polymer material, an inorganic nano material or a ceramic material.
  • the material of the cover layer 203 is an inorganic nano material
  • the inorganic nano material includes aluminum oxide or cobalt oxide
  • the forming process includes: a chemical vapor deposition process, a physical vapor deposition process, an atomic layer deposition process, Formed by a screen printing process, a spray process or a spin coating process.
  • the material of the cover layer 203 is an inorganic nano material, and the inorganic nano material can be formed by a spray coating process or a spin coating process, and the cover layer 203 can be formed by using the inorganic nano material to make the thickness of the cover layer 203.
  • the thinner one can enhance the sensing capability of the sensing chip 201 on the fingerprint of the user's finger, and correspondingly reduce the sensitivity of the sensing chip 201.
  • the material of the cover layer 203 is a polymer material, which is an epoxy resin, a polyimide resin, a benzocyclobutene resin, a polybenzoxazole resin, and a poly Butylene terephthalate, polycarbonate, polyethylene terephthalate, polyethylene, polypropylene, polyolefin, polyurethane, polyolefin, polyethersulfone, polyamide, polyurethane, ethylene - Vinyl acetate copolymer, polyvinyl alcohol or other suitable polymeric material.
  • the cover layer 203 can be formed by a printing process, a spraying process, or a spin coating process.
  • the cap layer 203 is formed by a chemical vapor deposition process, a physical vapor deposition process, an atomic layer deposition process, a screen printing process, a spray process, or a spin coating process
  • the cover layer 203 is etched to remove a portion of the cover layer 203 on the substrate 200 such that the cover layer is only on the surface of the mold layer 202 and the sensing chip 201.
  • the color of the cover layer 203 can be consistent with the color of the protective ring or the casing that is subsequently disposed, so that the formed package structure has a beautiful appearance and uniform color.
  • the color of the cover layer 203 includes black or white; in other embodiments, the cover layer 203 can also be other colors.
  • the process of etching the cover layer on the substrate 200 can be omitted, so that the formed cover layer is further located on the first side surface 230 of the substrate 200 and the sidewall surface of the plastic seal layer 202, so as to form a cover.
  • the layer process is more simplified.
  • a second bonding layer 209 (shown in FIG. 7) is formed on the first surface of the molding layer 202 and the sensing chip 201; and a capping layer 203 is formed on the surface of the second bonding layer 209.
  • the second bonding layer 209 is used to fix the cover layer 203 to the first surface 210 of the molding layer 202 and the sensing chip 201.
  • the cover layer 203 is a material having poor ductility and flexibility, such as a ceramic substrate or a glass substrate, and the surface of the second adhesive layer 209 has a viscosity on the surface of the cover layer 203.
  • the cover layer 203 can be adhered to the surface of the plastic seal layer 202 and the sensing chip 201 by adhering the second adhesive layer 209.
  • the glass substrate has a dielectric constant of 6 to 10; when the cover layer 203 is a ceramic substrate, the ceramic substrate has a dielectric constant of 20 to 100 and a thickness of 100 ⁇ . 200 microns.
  • the color of the second bonding layer 209 includes black or white.
  • a color layer can also be formed on the surface of the second bonding layer, the cover layer is formed on the surface of the color layer, and the color of the color layer includes black or white; other embodiments
  • the color layer can also be other colors.
  • the method further includes forming a guard ring 212 on the substrate 200 , the guard ring 212 surrounding the sensing chip 201 , the molding layer 202 , and the cover layer 203 .
  • the material of the guard ring 212 is metal, and the guard ring 212 is grounded through the substrate 200 , and the guard ring 212 is fixed to the first side 230 of the substrate 200 .
  • the guard ring 212 is located around the sensing chip 201, the cover layer 203, and the plastic seal layer 202, and a portion of the guard ring 212 extends over the cover layer 203 and is exposed on the sensing area 211. The portion of the cover layer 203 surface.
  • the guard ring is only located around the sensing chip 201 and the encapsulation layer 202 and completely exposes the surface of the cover layer 203.
  • the material of the guard ring 212 is metal, and the metal is copper, tungsten, aluminum, silver or gold.
  • the protection ring 212 is used for electrostatic protection of the sensing chip 201. Since the protection ring 212 is metal, the protection ring 212 can conduct electricity. When a user's finger generates static electricity when contacting the cover layer 203, the electrostatic charge will be Firstly, the protection ring 212 is transmitted from the protection ring 212 to the substrate 200, so as to prevent the overburden layer 203 from being broken by an excessive electrostatic voltage, thereby protecting the sensing chip 201, improving the accuracy of fingerprint detection, eliminating signal noise generated by the sensing chip, and making the sensing The signal output from the chip is more accurate.
  • the method further includes: forming a casing 213 surrounding the plastic sealing layer 202, the sensing chip 201, the covering layer 203, and the guard ring 212, the casing 213 exposing the surface of the sensing area 201 Layer 203.
  • the housing 213 can be a housing of a device or terminal that requires a fingerprint identification chip, and can also be a housing of the package structure of the fingerprint identification chip.
  • the method further includes forming a casing 213 surrounding the plastic encapsulation layer 202, the sensing chip 201 and the cover layer 203, and the casing 213 exposes the cover layer 203 of the surface of the sensing region 211.
  • the surface of the plastic sealing layer formed on the substrate is flush with the first surface of the sensing chip, and the plastic sealing layer is used to protect the sensing chip, and the sensing chip is The external environment is electrically isolated. Since the surface of the plastic sealing layer is flush with the first surface of the sensing chip, a coating layer can be directly formed on the first surface of the plastic sealing layer and the sensing chip, without additionally performing a patterning process on the covering layer, not only The process of forming the cover layer is simplified, and unnecessary damage to the sensing area of the sensing chip during the process of forming the cover layer can be avoided, and the fingerprint data obtained by the sensing area is ensured to be accurate.
  • the cover layer replaces the conventional glass substrate and can be directly in contact with the user's finger for protecting the sensor chip.
  • the cover layer can be selected from a thinner material, and the cover layer can reduce the distance from the first surface of the sensor chip to the surface of the cover layer, so that the sensor chip can easily detect the user. Fingerprint, corresponding
  • the package structure reduces the sensitivity of the sensing chip, and the packaging structure of the fingerprint identification chip is more widely used.
  • the embodiment of the present invention further provides a package structure formed by the above method.
  • a substrate 200 a sensing chip 201 coupled to the substrate 200, the sensing chip 201 having a first surface 210 And the second surface 220 opposite to the first surface 210, the sensing chip 201 includes a sensing area 211 on the first surface 210, the second surface 220 of the sensing chip 201 faces the substrate 200, and a plastic package on the substrate 200
  • the layer 202 is surrounded by the sensing chip 201, and the surface of the molding layer 202 is flush with the first surface 210 of the sensing chip 201; the first surface of the molding layer 202 and the sensing chip 201 is located.
  • the cover layer 203 of 210 has a thickness of less than 100 microns.
  • the sensing area 211 of the first surface 210 of the sensing chip 201 is used for detecting and receiving fingerprint information of the user.
  • the sensing area 211 has a capacitor structure or an inductive structure for acquiring user fingerprint information.
  • the sensing chip 201 further includes a peripheral area 212 on the first surface 210 and surrounding the sensing area 211.
  • the peripheral area 212 of the sensing chip 201 has a chip circuit 215, and the chip circuit 215 and the sensing
  • the capacitive structure or the inductive structure in the region 211 is electrically connected for processing the electrical signal output from the capacitive structure or the inductive structure.
  • the sensing area 211 has at least one capacitor plate.
  • the capacitor plate, the cover layer 203 and the user's finger constitute a capacitor structure, and the sensing The area 211 is capable of acquiring a difference in capacitance value between the surface ridges of the user's finger and the valley and the capacitor plate, and outputting the difference in capacitance value through the chip circuit 215 for output, thereby acquiring user fingerprint data.
  • the sensing chip 201 further includes: an edge groove 204 located in the peripheral region 212, a sidewall of the sensing chip 201 exposing the edge groove 204; and a bottom portion of the edge groove 204 has a first solder Pad 205.
  • the edge groove 204 is used to form an output end of the chip circuit 215, that is, the first pad 205. By electrically connecting the first pad 205 and the substrate 200, the sensing chip 201 can be realized. Coupling with the substrate 200.
  • the chip circuit 215 located in the peripheral region 212 of the sensing chip 201 covers the sidewall and the bottom surface of the edge groove 204, and the chip circuit 215 at the bottom of the edge groove 204 is connected to the first solder.
  • the pads 205 are connected.
  • the edge groove 204 is a continuous groove surrounding the sensing region 211, and the bottom surface of the continuous edge groove 204 has one or several first pads 205.
  • the edge groove 204 is a plurality of discrete grooves surrounding the sensing region 211, and each edge groove 204 has one or several first pads 205 therein. The number and distribution state of the first pads 205 are designed according to the specific circuit wiring requirements of the chip circuit 215.
  • the sidewall of the edge groove 204 is inclined with respect to the surface of the sensing chip 201, and the angle between the sidewall of the edge groove 204 and the bottom is an obtuse angle.
  • the sidewall surface of the slanted edge recess 204 facilitates the formation of the chip circuit 215, making the deposition and etch process for forming the chip circuit 215 easy.
  • the substrate 200 is used to fix the sensing chip 201 and electrically connect the sensing chip 201 with other devices or circuits.
  • the fingerprint identification chip package structure further includes a first bonding layer 208 between the sensing chip 201 and the substrate 200, and the sensing chip 201 is fixed to the Substrate 200.
  • the substrate 200 is a rigid substrate or a flexible substrate, and the substrate 200 can be adjusted to be a rigid substrate or a flexible substrate according to the requirements of a device or a terminal provided with the sensing chip 201.
  • the substrate 200 is a rigid substrate, and the rigid substrate is a PCB substrate, a glass substrate, a metal substrate, a semiconductor substrate, or a polymer substrate.
  • the substrate 200 has a first side 230 and the sensing chip 201 is coupled to the first side 230 of the substrate 200.
  • the first surface 230 of the substrate 200 has a wiring layer (not shown) and a second pad 206, the wiring layer is connected to the second pad 206, and the second pad 206 is used for sensing
  • the chip circuit 215 of the first surface 210 of the chip 201 is connected.
  • one end of the substrate 200 has a connecting portion 240, and the material of the connecting portion 240
  • the material includes a conductive material, and the connecting portion 240 is electrically connected to the wiring layer, so that the chip circuit 215 on the sensing chip 201 can be electrically connected to the external circuit or device through the wiring layer and the connecting portion 240 of the first side 230 of the substrate 200.
  • the connecting portion 240 is electrically connected to the wiring layer, so that the chip circuit 215 on the sensing chip 201 can be electrically connected to the external circuit or device through the wiring layer and the connecting portion 240 of the first side 230 of the substrate 200.
  • the fingerprint identification chip package structure further includes a conductive line 207, and the conductive line 207 ends are respectively connected to the first pad 205 and the second pad 206 to make the chip circuit 215 and the wiring layer on the substrate 200.
  • the wiring layer is electrically connected to the connecting portion 240, so that the chip circuit and the sensing region 211 on the surface of the sensing chip 201 can transmit electrical signals with an external circuit or device.
  • the material of the conductive wire 207 is a metal, and the metal is copper, tungsten, aluminum, gold or silver.
  • the conductive line 207 is wrapped by the plastic sealing layer, so that the conductive line 207 and the sensing chip 201, and the conductive line 207 are electrically isolated from the external environment. Since the conductive line 207 is connected between the first pad 205 and the second pad 206, the conductive line 207 is curved, and the point on the conductive line 207 that is the largest distance from the first side 230 of the substrate 200 is an apex.
  • the apex is also higher than the bottom surface of the edge groove 204, and the apex is lower than the first surface 210 of the sensing chip 201, due to the surface of the plastic sealing layer 202 and the first of the sensing chip 201
  • the surface 210 is flush, so that the plastic encapsulation layer 202 can completely surround the conductive line 207, preventing the conductive line 207 from being exposed.
  • the plastic encapsulation layer 202 is located on the substrate 200 and surrounds the sensing chip 201 and the conductive line 207.
  • the plastic encapsulation layer 202 is used to fix the sensing chip 201 to the first side 230 of the substrate 200, and can also be used to make the
  • the conductive line 207 is electrically isolated from the sensing chip 201, the conductive line 207 and the external environment.
  • the material of the plastic sealing layer 202 is a polymer material having good flexibility, ductility and covering ability, and the polymer material is epoxy resin, polyethylene, polypropylene, polyolefin, polyamide. Polyurethane, the plastic sealing layer 202 can also adopt other suitable molding materials.
  • the molding layer 202 can be formed by an injection molding process, a transfer molding process, or a screen printing process.
  • the surface of the plastic sealing layer 202 is flush with the first surface 210 of the sensing chip 201, so that the covering layer 203 can directly cover the first sealing surface 202 and the first surface 210 of the sensing chip 201.
  • the formed fingerprint identification chip is simple in structure and easy to assemble.
  • the plastic seal layer 202 can be used to fix the cover layer 203, so that the cover layer 203 can be closely attached to the first surface of the sensor chip 201. 210, and the first surface 210 of the sensing chip 201 is not damaged, so that the detection result obtained by the sensing area 211 of the sensing chip 201 is more accurate.
  • the plastic sealing layer 202 is also located in the edge groove 204, and the plastic sealing layer 202 and the sensing chip 201 are The surface of the sensing area 211 is flush.
  • the material of the cover layer 203 is a polymer material, an inorganic nano material or a ceramic material.
  • the material of the cover layer 203 is an inorganic nano material, and the inorganic nano material includes aluminum oxide or cobalt oxide; the cover layer 203 can be formed by a printing process, a spraying process or a spin coating process.
  • the material of the cover layer 203 is a polymer material, which is an epoxy resin, a polyimide resin, a benzocyclobutene resin, a polybenzoxazole resin, and a poly Butylene terephthalate, polycarbonate, polyethylene terephthalate, polyethylene, polypropylene, polyolefin, polyurethane, polyolefin, polyethersulfone, polyamide, polyurethane, ethylene - Vinyl acetate copolymer, polyvinyl alcohol or other suitable polymeric material; the cover layer 203 can be formed by a printing process, a spray coating process or a spin coating process.
  • the cover layer 203 has a Mohs hardness of greater than or equal to 8H.
  • the hardness of the cover layer 203 is high. Therefore, even if the thickness of the cover layer 203 is thin, the cover layer 203 is sufficient to protect the sensing area 211 of the sensing chip 201 when the user's finger moves on the surface of the cover layer 203. When the surface of the sensor chip 201 is not damaged.
  • the hardness of the cover layer 203 is high, the cover layer 203 is difficult to be deformed, and even if the user's finger presses against the surface of the cover layer 203, the thickness of the cover layer 203 is hard to change, thereby ensuring The detection result of the sensing area 211 is accurate.
  • the cover layer 203 has a dielectric constant greater than or equal to 7. Since the dielectric constant of the cover layer 203 is large, the electrical isolation capability of the cover layer 203 is strong, and the cover layer 203 has a strong protection capability for the sensing area 211.
  • the cover layer 203 has a thickness of 20 micrometers to 100 micrometers.
  • the thickness of the cover layer 203 is relatively thin.
  • the sensing area 211 is more likely to detect the fingerprint of the user's finger. Thereby, the requirement for high sensitivity of the sensing chip 201 is lowered.
  • the capacitance between the user's finger and the capacitor plate is inversely proportional to the thickness of the cover layer 203, and is proportional to the dielectric constant of the cover layer 203. Therefore, when the thickness of the cover layer 203 is higher than that of the cover layer 203, When the dielectric constant is large, the capacitance between the user's finger and the capacitor plate can be detected within the range that the sensing region 211 can detect, and the detection of the sensing region 211 is prevented from being invalid if the capacitance value is too large or too small.
  • the thickness of the cover layer 203 is in the range of 20 ⁇ m to 100 ⁇ m and the dielectric constant is in the range of greater than or equal to 7, the thickness of the cover layer 203 is increased, and the cover layer 203 is The dielectric constant is also increased correspondingly, and the capacitance value between the user's finger and the capacitor plate can be made larger, and the capacitance value is more easily detected by the sensing area 211.
  • the color of the cover layer 203 can be consistent with the color of the protective ring or the casing that is subsequently disposed, so that the formed package structure has a beautiful appearance and uniform color.
  • the color of the cover layer 203 includes black or white; in other embodiments, the cover layer 203 can also be other colors.
  • the fingerprint identification chip package structure further includes: a second adhesive layer between the cover layer 203 and the molding layer 202 and the first surface 210 of the sensing chip 201. 209.
  • the cover layer 203 is a material having poor ductility and flexibility, such as a ceramic substrate or a glass substrate, and the second adhesive layer 209 is used to fix the cover layer 203 to the The molding layer 202 and the first surface 210 of the sensing chip 201.
  • the glass substrate has a dielectric constant of 6-10 and a thickness of 100 micrometers to 300 micrometers; when the cover layer 203 is a ceramic substrate, the dielectric constant of the ceramic substrate is 20 to 100, the thickness is from 100 micrometers to 200 micrometers.
  • the color of the second bonding layer 209 includes black or white.
  • a color layer can also be formed on the surface of the second bonding layer, the cover layer being formed on the color map
  • the layer surface, the color of the color layer includes black or white; in other embodiments, the color layer can also be other colors.
  • the package structure of the fingerprint identification chip further includes: a conductive layer 211 located on the sidewall surface of the sensing chip 201, the first side 230 of the substrate 200, and the edge groove 204, the conductive layer The two ends of the layer 211 are respectively connected to the first pad 205 and the second pad 206 to realize electrical connection between the sensing region 211 and the chip circuit 215 and the wiring layer on the substrate 200.
  • the package structure of the fingerprint identification chip further includes: a protection ring 212 on the substrate 200 , the protection ring 212 surrounding the induction chip 201 , the molding layer 202 and the cover layer 203 .
  • the material of the guard ring 212 is metal, and the guard ring 212 is grounded through the substrate 200 , and the guard ring 212 is fixed to the first side 230 of the substrate 200 .
  • the guard ring 212 is located around the sensing chip 201, the cover layer 203, and the plastic seal layer 202, and a portion of the guard ring 212 extends over the cover layer 203 and is exposed on the sensing area 211. The portion of the cover layer 203 surface.
  • the guard ring is only located around the sensing chip 201 and the encapsulation layer 202 and completely exposes the surface of the cover layer 203.
  • the material of the guard ring 212 is metal, and the metal is copper, tungsten, aluminum, silver or gold.
  • the protection ring 212 is used for electrostatic protection of the sensing chip 201. Since the protection ring 212 is metal, the protection ring 212 can conduct electricity. When a user's finger generates static electricity when contacting the cover layer 203, the electrostatic charge will be Firstly, the protection ring 212 is transmitted from the protection ring 212 to the substrate 200, so as to prevent the overburden layer 203 from being broken by an excessive electrostatic voltage, thereby protecting the sensing chip 201, improving the accuracy of fingerprint detection, eliminating signal noise generated by the sensing chip, and making the sensing The signal output from the chip is more accurate.
  • the package structure of the fingerprint identification chip further includes: a housing 213 surrounding the plastic sealing layer 202, the sensing chip 201, the cover layer 203, and the guard ring 212, the housing 213 exposing the sensing A cover layer 203 on the surface of the region 211.
  • the housing 213 can be a housing of a device or terminal provided with the fingerprint identification chip, and can also be an outer casing of the package structure of the fingerprint identification chip.
  • the package structure of the fingerprint identification chip further includes: a housing 213 surrounding the molding layer 202 , the sensing chip 201 and the cover layer 203 , the housing 213 exposing the surface of the sensing area 211 Cover layer 203.
  • the surface of the plastic sealing layer formed on the substrate is flush with the first surface of the sensing chip, and the plastic sealing layer is used to protect the sensing chip and electrically isolate the sensing chip from the external environment. Since the surface of the plastic sealing layer is flush with the first surface of the sensing chip, a coating layer can be directly formed on the first surface of the plastic sealing layer and the sensing chip, without additionally performing a patterning process on the covering layer, not only The process of forming the cover layer is simplified, and unnecessary damage to the sensing area of the sensing chip during the process of forming the cover layer can be avoided, and the fingerprint data obtained by the sensing area is ensured to be accurate.
  • the cover layer replaces the conventional glass substrate and can be directly in contact with the user's finger for protecting the sensor chip.
  • the cover layer can be selected from a thinner material, and the cover layer can reduce the distance from the first surface of the sensor chip to the surface of the cover layer, so that the sensor chip can easily detect the user.
  • the fingerprint correspondingly, the package structure reduces the sensitivity of the sensing chip, so that the packaging structure of the fingerprint identification chip is more widely used.
  • the cover layer has a thickness of from 20 micrometers to 100 micrometers.
  • the thickness of the cover layer is thin, so that the sensing area of the sensing chip can more easily detect the user fingerprint placed on the surface of the cover layer, which reduces the sensitivity of the sensing chip; when the material hardness of the cover layer is large, Even if the cover layer is thin, it has a first surface sufficient to protect the sensing chip.
  • the Mohs hardness of the cover layer is greater than or equal to 8H, and the hardness of the cover layer is high. Even if the cover layer on the surface of the sensing area is thin, the cover layer still has sufficient strength to protect the induction. When the user's finger is placed on the surface of the cover layer on the sensing area, the cover layer is less likely to be deformed or worn, so that the extraction result of the user's fingerprint is more accurate.
  • the cover layer has a dielectric constant of 7 to 9.
  • the cover layer has a large dielectric constant, so that the electrical isolation property of the cover layer is better, and the cover layer has better protection ability to the sensing area, even if the cover layer on the surface of the sensing area is thinner. Capable of making electricity between the user's finger and the sensing area The isolation capability is strong, and the capacitance formed between the user's finger and the sensing area is large, and is within a range that can be detected.
  • a protective ring is disposed on the substrate, and the guard ring surrounds the sensing chip and the cover layer.
  • the protection ring is used for electrostatic protection of the sensing chip to prevent the accuracy of the user fingerprint data detected by the sensing area from decreasing; the protection ring can also eliminate the signal noise outputted by the sensing chip, and the data detected by the sensing chip, And the output signal is more accurate.
  • the surface of the substrate surrounds the plastic sealing layer of the sensing chip, and the first surface of the plastic sealing layer and the sensing chip has a covering layer.
  • the plastic sealing layer is used for fixing the covering layer, so that the covering layer can directly be attached to the first surface of the sensing chip, and the covering layer replaces the traditional glass substrate and can directly contact the user's finger.
  • the cover layer has a thinner thickness and a higher hardness than a conventional glass substrate; the cover layer has a high hardness, so that the cover layer can be made thinner in the case of a thinner cover layer.
  • the cover layer has a sufficient hardness to protect the first surface of the sensing chip; and the covering layer can reduce the distance from the first surface of the sensing chip to the surface of the cover layer, so that the sensing chip can easily detect the fingerprint of the user, and accordingly
  • the package structure reduces the sensitivity of the sensing chip, so that the fingerprint identification chip package structure is more widely used, and the structure is simple, the assembly is easier, and the production cost can be reduced.
  • the surface of the substrate surrounds the plastic sealing layer of the sensing chip, and the first surface of the plastic sealing layer and the sensing chip has a covering layer.
  • the plastic sealing layer is used for fixing the covering layer, so that the covering layer can directly be attached to the first surface of the sensing chip, and the covering layer replaces the traditional glass substrate and can directly contact the user's finger.
  • the cover layer has a thinner thickness and a higher hardness than a conventional glass substrate; the cover layer has a high hardness, so that the cover layer can be made thinner in the case of a thinner cover layer.
  • the cover layer has a sufficient hardness to protect the first surface of the sensing chip; and the covering layer can reduce the distance from the first surface of the sensing chip to the surface of the cover layer, so that the sensing chip can easily detect the fingerprint of the user, and accordingly
  • the package structure reduces the sensitivity of the sensing chip, so that the fingerprint identification chip package structure is more widely used, and the structure is simple, the assembly is easier, and the production cost can be reduced.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Measurement Of Length, Angles, Or The Like Using Electric Or Magnetic Means (AREA)
  • Image Input (AREA)
  • Packaging Frangible Articles (AREA)

Abstract

一种芯片封装方法和封装结构，其中封装结构包括：基板（200）；与基板（200）耦合的感应芯片（201）；位于基板（200）上的塑封层（202）；位于所述塑封层（202）和感应芯片（201）第一表面（210）上的覆盖层（203）。所述感应芯片（201）包括第一表面（210）、以及与第一表面（210）相对的第二表面（220），所述感应芯片（201）还包括位于所述第一表面（210）的感应区（211），所述感应芯片（201）的第二表面（220）面向基板（200），所述塑封层（202）包围所述感应芯片（201），且所述塑封层（202）的表面与所述感应芯片（201）的第一表面（210）齐平。

Description

芯片封装方法和封装结构
相关申请的交叉引用
本申请要求2014年9月12日提交中国专利局、申请号为201410465882.9、发明名称为“指纹识别芯片封装方法和封装结构”的中国专利申请的优先权，其全部内容通过引用结合在本申请中。
技术领域
本公开涉及半导体制造技术领域，尤其涉及一种芯片封装方法和封装结构。
背景技术
随着现代社会的进步，个人身份识别以及个人信息安全的重要性逐步受到人们的关注。由于人体指纹具有唯一性和不变性，使得指纹识别技术具有安全性好，可靠性高，使用简单方便的特点，使得指纹识别技术被广泛应用于保护个人信息安全的各种领域。而随着科学技术的不断发展，各类电子产品的信息安全问题始终是技术发展的关注要点之一。尤其是对于移动终端，例如手机、笔记本电脑、平板电脑、数码相机等，对于信息安全性的需求更为突出。
指纹识别器件的感测方式包括电容式(电场式)和电感式，指纹识别器件通过提取用户指纹，并将用户指纹转换为电信号输出，从而获取用户的指纹信息。具体的，如图1所示，图1是一种指纹识别器件的剖面结构示意图，包括：基板100；耦合于基板100表面的指纹识别芯片101；覆盖于所述指纹识别芯片101表面的玻璃基板102。
以电容式指纹识别芯片为例，所述指纹识别芯片101内具有一个或多个电容极板。由于用户手指的表皮或皮下层具有凸起的脊和凹陷的谷，当用户手指103接触所述玻璃基板102表面时，所述脊与谷到指纹识别芯片101的距离不同，因此，用户手指103脊或谷与电容极板之间的电容值不同，而指纹识别芯 片101能够获取所述不同的电容值，并将其转化为相应的电信号输出，而指纹识别器件汇总所受到的电信号之后，能够获取用户的指纹信息。
然而，在现有的指纹识别器件中，对指纹识别芯片的灵敏度要求较高，使得指纹识别器件的制造及应用受到限制。
发明内容
本发明实施例解决的问题是使指纹识别芯片的封装方法简化，使所形成的指纹识别芯片的封装结构简化，而且降低对感应芯片灵敏度的要求，使所述封装方法和封装结构应用更为广泛。
为解决上述问题，本发明实施例提供一种指纹识别芯片封装方法，包括：提供基板；将感应芯片与所述基板耦合，所述感应芯片包括第一表面、以及与第一表面相对的第二表面，所述感应芯片还包括位于所述第一表面的感应区，所述感应芯片的第二表面面向基板；在所述基板上形成塑封层，所述塑封层的表面与所述感应芯片的第一表面齐平；在所述塑封层和感应芯片的第一表面形成覆盖层。
可选的，所述覆盖层的厚度小于或等于100微米。
可选的，所述覆盖层的厚度为20微米～100微米；所述覆盖层的莫氏硬度大于或等于8H；所述覆盖层的介电常数大于或等于7。
可选的，所述覆盖层的材料包括无机纳米材料或聚合物材料中的至少一种。
可选的，所述覆盖层的形成工艺为丝网印刷工艺、旋涂工艺或喷涂工艺。
可选的，所述聚合物材料包括环氧树脂、聚酰亚胺树脂、苯并环丁烯树脂、聚苯并恶唑树脂、聚对苯二甲酸丁二酯、聚碳酸酯、聚对苯二甲酸乙二醇酯、聚乙烯、聚丙烯、聚烯烃、聚氨酯、聚烯烃、聚醚砜、聚酰胺、聚亚氨酯、乙烯-醋酸乙烯共聚物或聚乙烯醇中的至少一种。
可选的，所述无机纳米材料为氧化铝和/或氧化钴。
可选的，所述覆盖层的形成工艺为化学气相沉积工艺、物理气相沉积工艺、原子层沉积工艺、丝网印刷工艺、旋涂工艺或喷涂工艺。
可选的，所述覆盖层的颜色包括黑色和/或白色。
可选的，所述塑封层的材料为聚合物材料。
可选的，所述塑封层的形成工艺为转注工艺、丝网印刷工艺、旋涂工艺或喷涂工艺。
可选的，所述感应芯片还包括位于所述第一表面且包围所述感应区的外围区。
可选的，还包括：在形成所述塑封层之前，在所述感应芯片的外围区内形成边缘凹槽，所述感应芯片的侧面暴露出所述边缘凹槽；在所述感应芯片的外围区表面、以及边缘凹槽的侧壁和底部表面形成芯片电路。
可选的，所述边缘凹槽为包围感应区的连续凹槽，或者所述边缘凹槽为包围感应区的若干分立凹槽。
可选的，所述塑封层还形成于所述边缘凹槽内，且所述塑封层与感应芯片的感应区表面齐平。
可选的，还包括：在所述边缘凹槽底部形成第一焊垫，所述芯片电路与所述第一焊垫连接。
可选的，所述基板具有第一侧面，所述感应芯片耦合于基板的第一侧面，所述基板的第一侧面具有第二焊垫。
可选的，还包括：在形成所述塑封层之前，形成导电线，所述导电线两端分别与第一焊垫与第二焊垫连接。
可选的，所述导电线上到基板第一侧面距离最大的点为顶点，所述顶点低于所述塑封层表面。
可选的，还包括：在所述感应芯片侧壁表面、基板第一侧面、以及边缘凹槽内形成导电层，所述导电层两端分别与第一焊垫和第二焊垫连接。
可选的，还包括：在将感应芯片与所述基板耦合之前，在所述基板的第一侧面或感应芯片的第二表面形成第一粘结层；通过所述第一粘结层使所述感应芯片固定于所述基板的第一侧面。
可选的，还包括：在所述塑封层和感应芯片第一表面形成第二粘结层；在所述第二粘结层表面形成覆盖层。
可选的，所述覆盖层为玻璃基板，所述玻璃基板的介电常数为6～10，厚度为100微米～300微米；或者，所述覆盖层为陶瓷基板，所述陶瓷基板的介电常数为20～100，厚度为100微米～200微米。
可选的，所述第二粘结层的颜色包括黑色和/或白色。
可选的，在所述第二粘结层表面形成颜色图层，所述覆盖层形成于所述颜色图层表面，所述颜色图层的颜色包括黑色和/或白色。
可选的，还包括：在基板上形成保护环，所述保护环包围所述感应芯片、塑封层和覆盖层，暴露出感应区上的部分覆盖层。
可选的，还包括：形成包围所述塑封层、感应芯片、覆盖层和保护环的外壳，所述外壳暴露出感应区上的部分覆盖层。
可选的，还包括：形成包围所述塑封层、感应芯片和覆盖层的外壳，所述外壳暴露出感应区上的部分覆盖层。
可选的，在所述基板的一端形成连接部，所述连接部用于使感应芯片与外部电路电连接。
本发明实施例还提供一种指纹识别芯片封装结构，包括：基板；与基板耦合的感应芯片，所述感应芯片包括第一表面、以及与第一表面相对的第二表面，所述感应芯片还包括位于所述第一表面的感应区，所述感应芯片的第二表面面向基板；位于基板上的塑封层，所述塑封层的表面与所述感应芯片的第一表面齐平；位于所述塑封层和感应芯片第一表面的覆盖层。可选的，所述感应芯片还包括位于所述第一表面且包围所述感应区的外围区。
可选的，所述感应芯片还包括位于所述外围区内的边缘凹槽，所述感应芯片的侧面暴露出所述边缘凹槽；位于感应芯片的外围区表面、以及边缘凹槽的侧壁和底部表面的芯片电路。
可选的，所述边缘凹槽为包围感应区的连续凹槽；或者，所述边缘凹槽为包围感应区的若干分立凹槽。
可选的，所述塑封层还位于所述边缘凹槽内，且所述塑封层与感应芯片的感应区表面齐平。
可选的，还包括：位于所述边缘凹槽底部的第一焊垫，所述芯片电路与所述第一焊垫连接。
可选的，所述基板具有第一侧面，所述感应芯片耦合于基板的第一侧面，所述基板的第一侧面具有第二焊垫。
可选的，还包括：导电线，所述导电线两端分别与第一焊垫与第二焊垫连接。
可选的，所述导电线上到基板第一侧面距离最大的点为顶点，所述顶点低于所述塑封层表面。
可选的，还包括：位于感应芯片侧壁表面、基板第一侧面、以及边缘凹槽内的导电层，所述导电层两端分别与第一焊垫和第二焊垫连接。
可选的，还包括：位于感应芯片和基板之间的第一粘结层。
可选的，所述覆盖层的厚度为20微米～100微米；所述覆盖层的莫氏硬度大于或等于8H；所述覆盖层的介电常数大于或等于7；所述覆盖层的材料包括无机纳米材料和/或聚合物材料；所述聚合物材料包括环氧树脂、聚酰亚胺树脂、苯并环丁烯树脂、聚苯并恶唑树脂、聚对苯二甲酸丁二酯、聚碳酸酯、聚对苯二甲酸乙二醇酯、聚乙烯、聚丙烯、聚烯烃、聚氨酯、聚烯烃、聚醚砜、聚酰胺、聚亚氨酯、乙烯-醋酸乙烯共聚物或聚乙烯醇中的至少一种；所述无机纳米材料包括氧化铝和/或氧化钴；所述覆盖层的颜色包括黑色和/或白色。
可选的，位于所述覆盖层与所述塑封层和感应芯片第一表面之间的第二粘结层。
可选的，所述覆盖层为玻璃基板，所述玻璃基板的介电常数为6～10，厚度为100微米～300微米；或者，所述覆盖层为陶瓷基板，所述陶瓷基板的介电常数为20～100，厚度为100微米～200微米。
可选的，所述第二粘结层的颜色包括黑色和/或白色。
可选的，位于所述第二粘结层表面的颜色图层，所述覆盖层位于所述颜色图层表面，所述颜色图层的颜色包括黑色和/或白色。
可选的，还包括：位于基板上的保护环，所述保护环包围所述感应芯片、塑封层和覆盖层，暴露出感应区上的部分覆盖层。
可选的，还包括：包围所述塑封层、感应芯片、覆盖层和保护环的外壳，所述外壳暴露出感应区上的部分覆盖层。
可选的，还包括：包围所述塑封层、感应芯片和覆盖层的外壳，所述外壳暴露出感应区上的部分覆盖层。
可选的，所述基板的一端具有连接部，所述连接部用于使感应芯片与外部电路电连接。
附图说明
图1是一种指纹识别器件的剖面结构示意图；
图2至图6是本发明实施例的指纹识别芯片封装结构的形成过程的剖面结构示意图；
图7至图11是本发明其它实施例的指纹识别芯片封装结构的剖面结构示意图。
具体实施方式
如背景技术所述，在现有的指纹识别器件中，对指纹识别芯片的灵敏度要求较高，使得指纹识别器件的制造及应用受到限制。
本申请发明人经过研究发现，请继续参考图1，指纹识别芯片101表面覆盖有玻璃基板102，所述玻璃基板102用于保护指纹识别芯片101，而用户的手指103直接与所述玻璃基板102相接触，因此，为了保证所述玻璃基板102具有足够的保护能力，所述玻璃基板102的厚度较厚。然而，由于所述玻璃基板102的厚度较厚，因此要求指纹识别芯片101具有较高的灵敏度，以保证能够精确提取到用户指纹。然而，高灵敏度的指纹识别芯片制造难度较大、制造成本较高，继而造成指纹识别芯片的应用和推广受到限制。
具体的，继续以电容式指纹识别器件为例，当用户手指103置于玻璃基板102表面时，用户手指103、与指纹识别芯片101中的电容极板之间能够构成电容；其中，所述用户手指103和电容极板为电容的两极，所述玻璃基板102为电容两极之间的电介质。然而，由于所述玻璃基板102的厚度较厚，使得用户手指103与电容基板之间的电容值较大，而用户手指103的脊与谷之间的高度差异较小，因此，所述脊与电容极板之间的电容值、相对于所述谷与电容极板之间的电容值之间的差值极小，为了能够精确检测到所述电容值的差异，要求所述指纹识别芯片101具有较高的灵敏度。
为了解决上述问题，本发明提出一种指纹识别芯片封装方法和封装结构。其中，在所述封装方法中，使形成于基板上的塑封层表面与感应芯片(例如指纹识别芯片)的第一表面齐平，所述塑封层用于保护所述感应芯片，并使所述感应芯片与外部环境电隔离。由于所述塑封层的表面齐平于感应芯片的第一表面，因此，能够直接在所述塑封层和感应芯片的第一表面形成覆盖层，无需额外对所述覆盖层进行图形化工艺，不仅使得形成所述覆盖层的工艺简化，还能够避免在形成覆盖层的过程中，对感应芯片的感应区造成不必要的损伤，保证了感应区获得的指纹数据精确。而且，所述覆盖层替代了传统的玻璃基板，能够直接与用户手指接触，用于保护感应芯片。而且，相较于传统的玻璃基板，所述覆盖层能够厚度较薄，采用所述覆盖层能够减小感应芯片的第一表面到覆盖层表面的距离，使感应芯片易于检测到用户指纹，相应地，所述封装结构降低了对感应芯片灵敏度的要求，使得指纹识别芯片的封装结构的应用更为广泛。
为使本发明的上述目的、特征和优点能够更为明显易懂，下面结合附图对本发明的具体实施例做详细的说明。
图2至图6是本发明实施例的指纹识别芯片封装结构的形成过程的剖面结构示意图。
请参考图2，提供基板200。
所述基板200为硬性基板或软性基板，能够根据需要设置所述感应芯片201的器件或终端进行调整；在本实施例中，所述基板200为硬性基板，所述硬性基板为PCB基板、玻璃基板、金属基板、半导体基板或聚合物基板。
本实施例中，所述基板200具有第一侧面230，所述基板200的第一侧面230用于耦合感应芯片。所述基板200的第一侧面230具有布线层(未示出)和第二焊垫206，所述布线层与所述第二焊垫206连接，而所述第二焊垫206用于与感应芯片表面的芯片电路连接。
本实施例中，在所述基板200的一端形成连接部240，所述连接部240用于使感应芯片与外部电路电连接。所述连接部240的材料包括导电材料，所述连接部240与所述布线层电连接，使所述感应芯片上的芯片电路能够通过基板200第一侧面230的布线层和连接部240、与外部电路或器件实现电连接，以此传递电信号。
请参考图3，在所述基板200上固定感应芯片201，所述感应芯片201具有第一表面210、以及与第一表面210相对的第二表面220，所述感应芯片201包括位于第一表面210的感应区211，所述感应芯片201的第二表面220面向基板200。
在本实施例中，在所述感应芯片201的第二表面220粘附第一粘结层208，并将所述第一粘附层208粘贴于所述基板200的第一侧面230，从而使所述感应芯片201固定于基板200的第一侧面230。后续通过打线工艺，能够使所述感应芯片201与所述基板200耦合，即使所述感应芯片201与基板200上的布线层之间实现电连接。
在另一实施例中，还能够在所述基板200的第一侧面230需要固定感应芯片201的对应位置形成第一粘附层208，将感应芯片201粘贴于所述第一粘附层208表面，使感应芯片201固定于基板200。
在所述感应区211内形成用于获取用户指纹信息的电容结构、或者电感结构，使所述感应区211能够检测和接收用户的指纹信息。本实施例中，所述感应芯片201还包括位于第一表面210且包围所述感应区211的外围区212，在所述感应芯片201第一表面210的外围区212形成芯片电路215，所述芯片电路215与感应区211内的电容结构或电感结构电连接，用于对电容结构或电感结构输出的电信号进行处理。
在本实施例中，在所述感应区211内形成至少一个电容极板，当用户手指置于后续形成的覆盖层表面时，所述电容极板、覆盖层和用户手指构成电容结构，而所述感应区211能够获取用户手指表面脊与谷与电容极板之间的电容值差异，并将所述电容值差异通过芯片电路215进行处理之后输出，以此获取用户指纹数据。
在本实施例中，所述感应芯片201还包括：位于所述外围区212内的边缘凹槽204，所述感应芯片201的侧壁暴露出所述边缘凹槽204，所述边缘凹槽204的底部形成有第一焊垫205。所述边缘凹槽204用于形成芯片电路215的输出端，即所述第一焊垫205，后续通过打线工艺，能够使第一焊垫205与基板200上的布线层实现电连接。
本实施例中，位于感应芯片201外围区212的芯片电路215覆盖于所述边缘凹槽204的侧壁和底部表面，而位于所述边缘凹槽204底部的芯片电路215与所述第一焊垫205连接。
在一实施例中，所述边缘凹槽204为包围感应区211的连续凹槽，所述连续的边缘凹槽204底部表面具有一个或若干第一焊垫205。在另一实施例中，所述边缘凹槽204为包围感应区211的若干分立凹槽，且每一边缘凹槽204内具有一个或若干第一焊垫205。所述第一焊垫205的数量和分布状态根据芯片电路215的具体电路布线需要设计。
在本实施例中，所述边缘凹槽204的侧壁相对于感应芯片201的表面倾斜，且所述边缘凹槽204的侧壁与底部之间的夹角呈钝角。所述倾斜的边缘凹槽204侧壁有利于进行芯片电路215的形成工艺，易于在所述边缘凹槽204的侧壁表面进行形成所述芯片电路215的沉积或刻蚀工艺。
请参考图4，使所述感应芯片201与基板200耦合。
使所述感应芯片201与基板200耦合即是使所述感应芯片201与所述基板200能够实现电互连。
在本实施例中，通过打线工艺形成导电线207，所述导电线207两端分别与第一焊垫205与第二焊垫206连接，使所述感应芯片201与基板200之间电互连。所述导电线207能够使芯片电路215与基板200上的布线层电连接，而所述布线层与连接部240电连接，从而使感应芯片201表面的芯片电路215和感应区211能够与外部电路或器件进行电信号的传输。所述导电线207的材料为金属，所述金属为铜、钨、铝、金或银。采用打线工艺使感应芯片201与基板200电连接的工艺简单，且工艺成本低廉。
所述打线工艺包括：提供导电线207；将所述导电线207两端通过焊接工艺分别与第一焊垫205与第二焊垫206连接。所述导电线207的材料为金属，所述金属为铜、钨、铝、金或银。
而所述导电线207由所述塑封层包裹，使得所述导电线207与感应芯片201之间、以及导电线207与外部环境之间电隔离。由于所述导电线207连接于第一焊垫205与第二焊垫206之间，因此所述导电线207弯曲，所述导电线207上到基板200第一侧面230距离最大的点为顶点，所述顶点还高于所述边缘凹槽204的底部表面，且所述顶点低于所述感应芯片201的第一表面210，由于后续形成的塑封层的表面与所述感应芯片201的第一表面210齐平，因此，所述顶点能够低于后续形成的塑封层表面，使后续形成的塑封层能够完全包裹所述导电线207，使导电线207能够与感应芯片201之间电隔离，并且避免所述导电线207裸露。
在另一实施例中，在所述感应芯片201侧壁表面、基板200第一侧面230、以及边缘凹槽204内形成导电层211(如图8所示)，所述导电层211两端分别与第一焊垫205和第二焊垫206连接。所述导电层211的形成工艺包括：以沉积工艺、电镀工艺或化学镀工艺形成导电膜；刻蚀部分所述导电膜以形成导电层211。所述导电层211的材料为金属，所述金属为铜、钨、铝、银、金、钛、钽、镍、氮化钛、氮化钽中的一种或多种。
请参考图5，在所述基板200上形成塑封层202，所述塑封层202包围所述感应芯片201，且所述塑封层202的表面与所述感应芯片201的第一表面210齐平。
所述塑封层202用于固定并保护所述感应芯片201和导电线207，并且使所述导电线207与感应芯片201之间、所述导电线207与外部环境之间、以及所述感应芯片与外部环境之间电隔离。
在本实施例中，所述导电线207的顶点低于所述感应芯片201的第一表面210，而所述塑封层202的表面与所述感应芯片201的第一表面210齐平，因此所述塑封层202能够完全包围所述导电线207。
所述塑封层202的材料为聚合物材料，所述聚合物材料具有良好的柔韧性、延展性以及覆盖能力，所述聚合物材料为环氧树脂、聚乙烯、聚丙烯、聚烯烃、聚酰胺、聚亚氨酯，所述塑封层202还可以采用其它合适的塑封材料。
所述塑封层202的能够以注塑工艺(injection molding)、转塑工艺(transfer molding)或丝网印刷工艺形成。由于所述注塑工艺、转塑工艺或丝网印刷工艺能够形成具有预设形状的塑封层202，因此能够使所形成的塑封层202表面与感应芯片201的第一表面210齐平，而无需对所述塑封层202进行额外的刻蚀或抛光工艺，因此对所述感应芯片201的第一表面210的损伤较少，能够使感应区211获取的指纹信息更准确。
而且，由于所述塑封层202的表面与感应芯片201的第一表面210齐平，使后续形成的覆盖层能够紧密贴合于所述塑封层202和感应芯片201的第一 表面210，无需对所述覆盖层进行额外的刻蚀工艺，因此，不会对所述感应芯片201的第一表面210造成损伤，使得感应芯片201的感应区211获取的检测结果更为准确。
此外，能够使所述塑封层202的材料选用具有粘性的材料，而后续形成的覆盖层部分位于所述塑封层202的表面，从而能够通过所述塑封层202固定所述覆盖层，使得形成封装结构的工艺更简单，而且有利于缩小所形成的封装结构的尺寸。
在本实施例中，由于所述感应芯片201的外围区212内还具有边缘凹槽204，所述塑封层202还位于所述边缘凹槽204内，且所述塑封层202与感应芯片201的感应区211表面齐平。
请参考图6，在所述塑封层202和感应芯片201的第一表面210形成覆盖层203。
所述覆盖层203用于保护感应区211，当用户的手指置于所述感应区211上的覆盖层203表面时，所述感应区211能够获取用户的指纹信息。
所述覆盖层203的莫氏硬度大于或等于8H。所述覆盖层203的硬度较高，因此，即使所述覆盖层203的厚度较薄，所述覆盖层203也足以保护感应芯片201的感应区211，当用户手指在所述覆盖层203表面移动时，不会对感应芯片201表面造成损伤。而且，由于所述覆盖层203的硬度较高，因此所述覆盖层203难以发生形变，即使用户手指按压于所述覆盖层203表面，所述覆盖层203的厚度也难以发生变化，从而保证了感应区211的检测结果精确度。
所述覆盖层203的介电常数大于或等于7。由于所述覆盖层203的介电常数较大，使得所述覆盖层203的电隔离能力较强，则所述覆盖层203对感应区211的保护能力较强。
所述覆盖层203的厚度为20微米～100微米。所述覆盖层203的厚度较薄，当用户手指置于所述覆盖层203表面时，所述手指到感应区211的距离减少， 因此，所述感应区211更容易检测到用户手指的指纹，从而降低了对感应芯片201高灵敏度的要求。
由于覆盖层203的厚度较薄，而用户手指与电容极板之间的电容值与覆盖层203的厚度成反比，与覆盖层203的介电常数成正比，因此，当覆盖层203的厚度较薄，而介电常数较大时，能够使甪户手指与电容极板之间的电容值在感应区211能够检测的范围内，避免电容值过大或过小而使感应区211的检测失效。
而且，当覆盖层203的厚度在20微米～100微米的范围内，而介电常数在大于或等于7的范围内时，使所述覆盖层203的厚度增大，则所述覆盖层203的介电常数也相应增大，能够使用户手指与电容极板之间的电容值较大，则所述电容值更易于被感应区211检测到。
所述覆盖层203的材料为聚合物材料、无机纳米材料或陶瓷材料。在本宜施例中，所述覆盖层203的材料为无机纳米材料，所述无机纳米材料包括氧化铝或氧化钴，形成工艺包括：化学气相沉积工艺、物理气相沉积工艺、原子层沉积工艺、丝网印刷工艺、喷涂工艺或旋涂工艺形成。
在本实施例中，所述覆盖层203的材料为无机纳米材料，所述无机纳米材料能够以喷涂工艺或旋涂工艺形成，以无机纳米材料形成覆盖层203能够使所述覆盖层203的厚度较薄，能够增强感应芯片201对用户手指指纹的感应能力，相应降低了对感应芯片201检测灵敏度的要求。
在另一实施例中，所述覆盖层203的材料为聚合物材料，所述聚合物材料为环氧树脂、聚酰亚胺树脂、苯并环丁烯树脂、聚苯并恶唑树脂、聚对苯二甲酸丁二酯、聚碳酸酯、聚对苯二甲酸乙二醇酯、聚乙烯、聚丙烯、聚烯烃、聚氨酯、聚烯烃、聚醚砜、聚酰胺、聚亚氨酯、乙烯-醋酸乙烯共聚物、聚乙烯醇或其他合适的聚合物材料。所述覆盖层203能够以印刷工艺、喷涂工艺或旋涂工艺形成。
在本实施例中，在采用化学气相沉积工艺、物理气相沉积工艺、原子层沉积工艺、丝网印刷工艺、喷涂工艺或旋涂工艺形成覆盖层203之后，对所 述覆盖层203进行刻蚀，去除基板200上的部分覆盖层203，使覆盖层仅位于塑封层202和感应芯片201表面。
所述覆盖层203的颜色能够与后续设置的保护环或外壳的颜色相一致，使得所形成的封装结构的外形美观、颜色统一。在本实施例中，所述覆盖层203的颜色包括黑色或白色；其它实施例中，所述覆盖层203还能够为其它颜色。
在另一实施例中，还能够不进行上述刻蚀基板200上的覆盖层的工艺，使所形成的覆盖层还位于基板200的第一侧面230和塑封层202的侧壁表面，使得形成覆盖层的工艺更为简化。
在另一实施例中，在所述塑封层202和感应芯片201第一表面形成第二粘结层209(如图7所示)；在所述第二粘结层209表面形成覆盖层203。所述第二粘结层209用于将所述覆盖层203固定于所述塑封层202和感应芯片201的第一表面210。在该实施例中，所述覆盖层203为延展性和柔韧度较差的材料，例如陶瓷基板或玻璃基板，而所述第二粘结层209表面具有粘性，通过在所述覆盖层203表面粘附所述第二粘结层209，能够将所述覆盖层203粘贴于塑封层202和感应芯片201表面。
当所述覆盖层203为玻璃基板，所述玻璃基板的介电常数为6～10；当所述覆盖层203为陶瓷基板，所述陶瓷基板的介电常数为20～100，厚度为100～200微米。
此外，所述第二粘结层209的颜色包括黑色或白色。在其它实施例中，还能够在所述第二粘结层表面形成颜色图层，所述覆盖层形成于所述颜色图层表面，所述颜色图层的颜色包括黑色或白色；其它实施例中，所述颜色图层还能够为其它颜色。
在另一实施例中，请参考图9，还包括：在基板200上形成保护环212，所述保护环212包围所述感应芯片201、塑封层202和覆盖层203。所述保护环212的材料为金属，且所述保护环212通过所述基板200接地，所述保护环212固定于基板200的第一侧面230。
在该实施例中，所述保护环212位于所述感应芯片201、覆盖层203和塑封层202周围，且部分保护环212还延伸至所述覆盖层203上方、并暴露出位于感应区211上的部分覆盖层203表面。在另一实施例中，保护环仅位于感应芯片201和塑封层202的周围，且完全暴露出所述覆盖层203表面。
所述保护环212的材料为金属，所述金属为铜、钨、铝、银或金。所述保护环212用于对所述感应芯片201进行静电防护；由于所述保护环212为金属，所述保护环212能够导电，当用户手指在接触覆盖层203时产生静电，则静电电荷会首先自所述保护环212传至基板200，从而避免覆盖层203被过大的静电电压击穿，以此保护感应芯片201，提高指纹检测的精确度，消除感应芯片输出的信号噪声，使感应芯片输出的信号更精确。
在另一实施例中，请参考图10，还包括：形成包围所述塑封层202、感应芯片201、覆盖层203和保护环212的外壳213，所述外壳213暴露出感应区201表面的覆盖层203。所述外壳213能够是需要设置指纹识别芯片的器件或终端的外壳，还能够是所述指纹识别芯片的封装结构的外壳。
在另一实施例中，请参考图11，还包括：形成包围所述塑封层202、感应芯片201和覆盖层203的外壳213，所述外壳213暴露出感应区211表面的覆盖层203。
综上，在本实施例的封装方法中，使形成于基板上的塑封层表面与感应芯片的第一表面齐平，所述塑封层用于保护所述感应芯片，并使所述感应芯片与外部环境电隔离。由于所述塑封层的表面齐平于感应芯片的第一表面，因此，能够直接在所述塑封层和感应芯片的第一表面形成覆盖层，无需额外对所述覆盖层进行图形化工艺，不仅使得形成所述覆盖层的工艺简化，还能够避免在形成覆盖层的过程中，对感应芯片的感应区造成不必要的损伤，保证了感应区获得的指纹数据精确。而且，所述覆盖层替代了传统的玻璃基板，能够直接与用户手指接触，用于保护感应芯片。而且，相较于传统的玻璃基板，所述覆盖层能够选用厚度较薄的材料，采用所述覆盖层能够减小感应芯片的第一表面到覆盖层表面的距离，使感应芯片易于检测到用户指纹，相应 地，所述封装结构降低了对感应芯片灵敏度的要求，使得指纹识别芯片的封装结构的应用更为广泛。
相应的，本发明实施例还提供一种采用上述方法所形成的封装结构，请继续参考图6，包括：基板200；耦合于基板200的感应芯片201，所述感应芯片201具有第一表面210、以及与第一表面210相对的第二表面220，所述感应芯片201包括位于第一表面210的感应区211，所述感应芯片201的第二表面220面向基板200；位于基板200上的塑封层202，所述塑封层202包围所述感应芯片201，且所述塑封层202的表面与所述感应芯片201的第一表面210齐平；位于所述塑封层202和感应芯片201第一表面210的覆盖层203，所述覆盖层203的厚度小于100微米。
以下将对上述指纹识别芯片的封装结构进行详细说明。
位于感应芯片201第一表面210的感应区211用于检测和接收用户的指纹信息，所述感应区211内具有用于获取用户指纹信息的电容结构、或者电感结构。
本实施例中，所述感应芯片201还包括位于第一表面210且包围所述感应区211的外围区212，所述感应芯片201的外围区212具有芯片电路215，所述芯片电路215与感应区211内的电容结构或电感结构电连接，用于对电容结构或电感结构输出的电信号进行处理。
在本实施例中，所述感应区211内具有至少一个电容极板，当用户手指置于覆盖层203表面时，所述电容极板、覆盖层203和用户手指构成电容结构，而所述感应区211能够获取用户手指表面脊与谷与电容极板之间的电容值差异，并将所述电容值差异通过芯片电路215进行处理之后输出，以此获取用户指纹数据。
所述感应芯片201还包括：位于所述外围区212内的边缘凹槽204，所述感应芯片201的侧壁暴露出所述边缘凹槽204；所述边缘凹槽204的底部具有第一焊垫205。所述边缘凹槽204用于形成芯片电路215的输出端，即所述第一焊垫205，通过将第一焊垫205与基板200电连接，能够实现感应芯片201 与基板200的耦合。
本实施例中，位于感应芯片201外围区212的芯片电路215覆盖于所述边缘凹槽204的侧壁和底部表面，而位于所述边缘凹槽204底部的芯片电路215与所述第一焊垫205连接。
在一实施例中，所述边缘凹槽204为包围感应区211的连续凹槽，所述连续的边缘凹槽204底部表面具有一个或若干第一焊垫205。在另一实施例中，所述边缘凹槽204为包围感应区211的若干分立凹槽，且每一边缘凹槽204内具有一个或若干第一焊垫205。所述第一焊垫205的数量和分布状态根据芯片电路215的具体电路布线需要设计。
在本实施例中，所述边缘凹槽204的侧壁相对于感应芯片201的表面倾斜，且所述边缘凹槽204的侧壁与底部之间的夹角呈钝角。所述倾斜的边缘凹槽204侧壁表面有利于形成芯片电路215，使的形成芯片电路215的沉积和刻蚀工艺易于进行。
所述基板200用于固定所述感应芯片201，并使所述感应芯片201与其它器件或电路电连接。在本实施例中，所述指纹识别芯片封装结构还包括位于感应芯片201和基板200之间的第一粘结层208，所述感应芯片201通过所述第一粘结层208固定于所述基板200。
所述基板200为硬性基板或软性基板，能够根据设置有感应芯片201的器件或终端的需求，调整所述基板200为硬性基板或软性基板。在本实施例中，所述基板200为硬性基板，所述硬性基板为PCB基板、玻璃基板、金属基板、半导体基板或聚合物基板。
所述基板200具有第一侧面230，而所述感应芯片201耦合于基板200的第一侧面230。所述基板200的第一表面230具有布线层(未示出)和第二焊垫206，所述布线层与所述第二焊垫206连接，而所述第二焊垫206用于与感应芯片201第一表面210的芯片电路215连接。
本实施例中，所述基板200的一端具有连接部240，所述连接部240的材 料包括导电材料，连接部240与所述布线层电连接，使所述感应芯片201上的芯片电路215能够通过基板200第一侧面230的布线层和连接部240、与外部电路或器件电连接，从而实现电信号的传输。
本实施例中，所述指纹识别芯片封装结构还包括导电线207，所述导电线207端分别与第一焊垫205与第二焊垫206连接，使芯片电路215与基板200上的布线层电连接，而所述布线层与连接部240电连接，从而使感应芯片201表面的芯片电路和感应区211能够与外部电路或器件进行电信号的传输。所述导电线207的材料为金属，所述金属为铜、钨、铝、金或银。
而所述导电线207由所述塑封层包裹，使得所述导电线207与感应芯片201之间、以及导电线207与外部环境之间电隔离。由于所述导电线207连接于第一焊垫205与第二焊垫206之间，因此所述导电线207弯曲，所述导电线207上到基板200第一侧面230距离最大的点为顶点，所述顶点还高于所述边缘凹槽204的底部表面，且所述顶点低于所述感应芯片201的第一表面210，由于所述塑封层202的表面与所述感应芯片201的第一表面210齐平，因此所述塑封层202能够完全包围所述导电线207，避免所述导电线207裸露。
所述塑封层202位于基板200上，并包围所述感应芯片201和导电线207，所述塑封层202用于使感应芯片201固定于基板200的第一侧面230，还能够用于使所述导电线207与所述感应芯片201之间、所述导电线207与外部环境之间电隔离。
所述塑封层202的材料为聚合物材料，所述聚合物材料具有良好的柔韧性、延展性以及覆盖能力，所述聚合物材料为环氧树脂、聚乙烯、聚丙烯、聚烯烃、聚酰胺、聚亚氨酯，所述塑封层202还可以采用其它合适的塑封材料。所述塑封层202的能够以注塑工艺(injection molding)、转塑工艺(transfer molding)或丝网印刷工艺形成。
在本实施例中，所述塑封层202的表面与感应芯片201的第一表面210齐平，使得所述覆盖层203能够直接覆盖于所述塑封层202和感应芯片201的第一表面210，使得所形成的指纹识别芯片的结构简单，且易于组装。
而且，由于部分覆盖层203位于所述塑封层202表面，所述塑封层202能够用于固定所述覆盖层203，使所述覆盖层203能够紧密贴合于所述感应芯片201的第一表面210，而且不会对所述感应芯片201的第一表面210造成损伤，使得感应芯片201的感应区211获取的检测结果更为准确。
在本实施例中，由于所述感应芯片201的外围区212内还具有边缘凹槽204，所述塑封层202还位于所述边缘凹槽204内，且所述塑封层202与感应芯片201的感应区211表面齐平。
所述覆盖层203的材料为聚合物材料、无机纳米材料或陶瓷材料。在本实施例中，所述覆盖层203的材料为无机纳米材料，所述无机纳米材料包括氧化铝或氧化钴；所述覆盖层203能够以印刷工艺、喷涂工艺或旋涂工艺形成。
在另一实施例中，所述覆盖层203的材料为聚合物材料，所述聚合物材料为环氧树脂、聚酰亚胺树脂、苯并环丁烯树脂、聚苯并恶唑树脂、聚对苯二甲酸丁二酯、聚碳酸酯、聚对苯二甲酸乙二醇酯、聚乙烯、聚丙烯、聚烯烃、聚氨酯、聚烯烃、聚醚砜、聚酰胺、聚亚氨酯、乙烯-醋酸乙烯共聚物、聚乙烯醇或其他合适的聚合物材料；所述覆盖层203能够以印刷工艺、喷涂工艺或旋涂工艺形成。
所述覆盖层203的莫氏硬度大于或等于8H。所述覆盖层203的硬度较高，因此，即使所述覆盖层203的厚度较薄，所述覆盖层203也足以保护感应芯片201的感应区211，当用户手指在所述覆盖层203表面移动时，不会对感应芯片201表面造成损伤。而且，由于所述覆盖层203的硬度较高，因此所述覆盖层203难以发生形变，即使用户手指按压于所述覆盖层203表面，所述覆盖层203的厚度也难以发生变化，从而保证了感应区211的检测结果精确度。
所述覆盖层203的介电常数大于或等于7。由于所述覆盖层203的介电常数较大，使得所述覆盖层203的电隔离能力较强，则所述覆盖层203对感应区211的保护能力较强。
所述覆盖层203的厚度为20微米～100微米。所述覆盖层203的厚度较薄，当用户手指置于所述覆盖层203表面时，所述手指到感应区211的距离减少，因此，所述感应区211更容易检测到用户手指的指纹，从而降低了对感应芯片201高灵敏度的要求。
由于覆盖层203的厚度较薄，而用户手指与电容极板之间的电容值与覆盖层203的厚度成反比，与覆盖层203的介电常数成正比，因此，当覆盖层203的厚度较薄，而介电常数较大时，能够使用户手指与电容极板之间的电容值在感应区211能够检测的范围内，避免电容值过大或过小而使感应区211的检测失效。
而且，当覆盖层203的厚度在20微米～100微米的范围内，而介电常数在大于或等于7的范围内时，使所述覆盖层203的厚度增大，则所述覆盖层203的介电常数也相应增大，能够使用户手指与电容极板之间的电容值较大，则所述电容值更易于被感应区211检测到。
所述覆盖层203的颜色能够与后续设置的保护环或外壳的颜色相一致，使得所形成的封装结构的外形美观、颜色统一。在本实施例中，所述覆盖层203的颜色包括黑色或白色；其它实施例中，所述覆盖层203还能够为其它颜色。
在另一实施例中，请参考图7，所述指纹识别芯片封装结构还包括：位于所述覆盖层203与所述塑封层202和感应芯片201第一表面210之间的第二粘结层209。在该实施例中，所述覆盖层203为延展性和柔韧度较差的材料，例如陶瓷基板或玻璃基板，而所述第二粘结层209用于将所述覆盖层203固定于所述塑封层202和感应芯片201的第一表面210。
当所述覆盖层203为玻璃基板，所述玻璃基板的介电常数为6～10，厚度为100微米～300微米；当所述覆盖层203为陶瓷基板，所述陶瓷基板的介电常数为20～100，厚度为100微米～200微米。
此外，所述第二粘结层209的颜色包括黑色或白色。在其它实施例中，还能够在所述第二粘结层表面形成颜色图层，所述覆盖层形成于所述颜色图 层表面，所述颜色图层的颜色包括黑色或白色；其它实施例中，所述颜色图层还能够为其它颜色。
在另一实施例中，请参考图8，指纹识别芯片的封装结构还包括：位于感应芯片201侧壁表面、基板200第一侧面230、以及边缘凹槽204内的导电层211，所述导电层211两端分别与第一焊垫205和第二焊垫206连接，以实现感应区211和芯片电路215与基板200上的布线层之间的电连接。
在另一实施例中，请参考图9，指纹识别芯片的封装结构还包括：位于基板200上的保护环212，所述保护环212包围所述感应芯片201、塑封层202和覆盖层203。
所述保护环212的材料为金属，且所述保护环212通过所述基板200接地，所述保护环212固定于基板200的第一侧面230。
在本实施例中，所述保护环212位于所述感应芯片201、覆盖层203和塑封层202周围，且部分保护环212还延伸至所述覆盖层203上方、并暴露出位于感应区211上的部分覆盖层203表面。在另一实施例中，保护环仅位于感应芯片201和塑封层202的周围，且完全暴露出所述覆盖层203表面。
所述保护环212的材料为金属，所述金属为铜、钨、铝、银或金。所述保护环212用于对所述感应芯片201进行静电防护；由于所述保护环212为金属，所述保护环212能够导电，当用户手指在接触覆盖层203时产生静电，则静电电荷会首先自所述保护环212传至基板200，从而避免覆盖层203被过大的静电电压击穿，以此保护感应芯片201，提高指纹检测的精确度，消除感应芯片输出的信号噪声，使感应芯片输出的信号更精确。
在另一实施例中，请参考图10，指纹识别芯片的封装结构还包括：包围所述塑封层202、感应芯片201、覆盖层203和保护环212的外壳213，所述外壳213暴露出感应区211表面的覆盖层203。所述外壳213能够为设置有所述指纹识别芯片的器件或终端的外壳，还能够为所述指纹识别芯片的封装结构的外壳。
在另一实施例中，请参考图11，指纹识别芯片的封装结构还包括：包围所述塑封层202、感应芯片201和覆盖层203的外壳213，所述外壳213暴露出感应区211表面的覆盖层203。
与现有技术相比，本发明的技术方案具有以下优点：
本发明的封装方法中，使形成于基板上的塑封层表面与感应芯片的第一表面齐平，所述塑封层用于保护所述感应芯片，并使所述感应芯片与外部环境电隔离。由于所述塑封层的表面齐平于感应芯片的第一表面，因此，能够直接在所述塑封层和感应芯片的第一表面形成覆盖层，无需额外对所述覆盖层进行图形化工艺，不仅使得形成所述覆盖层的工艺简化，还能够避免在形成覆盖层的过程中，对感应芯片的感应区造成不必要的损伤，保证了感应区获得的指纹数据精确。而且，所述覆盖层替代了传统的玻璃基板，能够直接与用户手指接触，用于保护感应芯片。而且，相较于传统的玻璃基板，所述覆盖层能够选用厚度较薄的材料，采用所述覆盖层能够减小感应芯片的第一表面到覆盖层表面的距离，使感应芯片易于检测到用户指纹，相应地，所述封装结构降低了对感应芯片灵敏度的要求，使得指纹识别芯片的封装结构的应用更为广泛。
进一步，所述覆盖层的厚度为20微米～100微米。所述覆盖层的厚度较薄，使所述感应芯片的感应区更易检测到置于覆盖层表面的用户指纹，降低了对感应芯片灵敏度的要求；当所述覆盖层的材料硬度较大时，即使所述覆盖层的厚度较薄，也具有足以保护感应芯片的第一表面。
进一步，所述覆盖层的莫氏硬度大于或等于8H，所述覆盖层的硬度较高，即使位于感应区表面的覆盖层厚度较薄，所述覆盖层依旧具有足够的强度以保护所述感应区，当用户手指置于感应区上的覆盖层表面时，所述覆盖层不易发生变形或磨损，从而对用户指纹的提取结果更精确。
进一步，所述覆盖层的介电常数为7～9。所述覆盖层的介电常数较大，使所述覆盖层的电隔离性能更佳，则所述覆盖层对感应区的保护能力更佳，即使位于感应区表面的覆盖层厚度较薄，也能够使用户手指与感应区之间的电 隔离能力较强，用户手指与感应区之间构成的电容值较大，处于能够被检测到的范围内。
进一步，基板上具有保护环，所述保护环包围所述感应芯片和覆盖层。所述保护环用于对所述感应芯片进行静电防护，避免感应区检测到的用户指纹数据精确度下降；所述保护环还能够消除感应芯片输出的信号噪声，使感应芯片检测到的数据、以及输出的信号更精确。
本发明的封装结构中，基底表面包围感应芯片的塑封层，所述塑封层和感应芯片的第一表面具有覆盖层。所述塑封层用于固定所述覆盖层，使所述覆盖层能够直接贴合于所述感应芯片的第一表面，所述覆盖层替代了传统的玻璃基板，能够直接与用户手指接触，用于保护感应芯片。而且，相较于传统的玻璃基板，所述覆盖层的厚度较薄、且硬度较高；所述覆盖层的硬度较高，使得在所述覆盖层厚度较薄的情况下，也能够使所述覆盖层具有足够大的硬度以保护感应芯片的第一表面；而采用所述覆盖层能够减小感应芯片的第一表面到覆盖层表面的距离，使感应芯片易于检测到用户指纹，相应地，所述封装结构降低了对感应芯片灵敏度的要求，使得指纹识别芯片封装结构的应用更为广泛，而且，结构简单、更易于组装，能够减少生产成本。
综上，在本实施例的封装结构中，基底表面包围感应芯片的塑封层，所述塑封层和感应芯片的第一表面具有覆盖层。所述塑封层用于固定所述覆盖层，使所述覆盖层能够直接贴合于所述感应芯片的第一表面，所述覆盖层替代了传统的玻璃基板，能够直接与用户手指接触，用于保护感应芯片。而且，相较于传统的玻璃基板，所述覆盖层的厚度较薄、且硬度较高；所述覆盖层的硬度较高，使得在所述覆盖层厚度较薄的情况下，也能够使所述覆盖层具有足够大的硬度以保护感应芯片的第一表面；而采用所述覆盖层能够减小感应芯片的第一表面到覆盖层表面的距离，使感应芯片易于检测到用户指纹，相应地，所述封装结构降低了对感应芯片灵敏度的要求，使得指纹识别芯片封装结构的应用更为广泛，而且，结构简单、更易于组装，能够减少生产成本。
虽然本发明披露如上，但本发明并非限定于此。任何本领域技术人员，在不脱离本发明的精神和范围内，均可作各种更动与修改，因此本发明的保护范围应当以权利要求所限定的范围为准。

Claims (33)

  1. 一种芯片封装结构，包括：
    基板；
    与基板耦合的感应芯片，所述感应芯片包括第一表面、以及与第一表面相对的第二表面，所述感应芯片还包括位于所述第一表面的感应区，所述感应芯片的第二表面面向基板；
    位于基板上的塑封层，所述塑封层包围所述感应芯片，所述塑封层的表面与所述感应芯片的第一表面齐平；
    位于所述塑封层和感应芯片第一表面上的覆盖层。
  2. 如权利要求1所述的芯片封装结构，其中，所述感应芯片还包括：
    位于所述第一表面且包围所述感应区的外围区；
    位于所述外围区的边缘凹槽，所述感应芯片的侧面暴露出所述边缘凹槽；
    位于感应芯片的外围区表面、以及边缘凹槽的侧壁和底部表面的芯片电路。
  3. 如权利要求2所述的芯片封装结构，其中，所述塑封层还位于所述边缘凹槽内，且所述塑封层与感应芯片的感应区表面齐平。
  4. 如权利要求2所述的芯片封装结构，其中，还包括：位于所述边缘凹槽底部的第一焊垫，所述芯片电路与所述第一焊垫电连接。
  5. 如权利要求4所述的芯片封装结构，其中，所述基板具有第一侧面，所述基板的第一侧面具有第二焊垫，所述感应芯片与所述第二焊垫耦合。
  6. 如权利要求1所述的芯片封装结构，其中，所述基板具有连接部，所述连接部用于使感应芯片与外部电路电连接。
  7. 如权利要求5所述的芯片封装结构，还包括：导电线，所述导电线两端分别与第一焊垫与第二焊垫连接，其中，所述导电线上到基板第一侧面距离 最大的点为顶点，所述顶点低于所述塑封层表面。
  8. 如权利要求5所述的芯片封装结构，还包括：位于感应芯片侧壁表面上、基板第一侧面上、以及边缘凹槽内的导电层，所述导电层两端分别与第一焊垫和第二焊垫电连接。
  9. 如权利要求1所述的芯片封装结构，其中，所述覆盖层的厚度为20微米～100微米；所述覆盖层的莫氏硬度大于或等于8H；所述覆盖层的介电常数大于或等于7。
  10. 如权利要求1所述的芯片封装结构，其中，所述覆盖层的材料包括无机纳米材料和聚合物材料中的至少一种。
  11. 如权利要求10所述的芯片封装结构，其中，所述聚合物材料包括环氧树脂、聚酰亚胺树脂、苯并环丁烯树脂、聚苯并恶唑树脂、聚对苯二甲酸丁二酯、聚碳酸酯、聚对苯二甲酸乙二醇酯、聚乙烯、聚丙烯、聚烯烃、聚氨酯、聚烯烃、聚醚砜、聚酰胺、聚亚氨酯、乙烯-醋酸乙烯共聚物和聚乙烯醇中的至少一种。
  12. 如权利要求10所述的芯片封装结构，其中，所述无机纳米材料包括氧化铝和氧化钴中的至少一种。
  13. 如权利要求1所述的芯片封装结构，其中，所述覆盖层包括玻璃基板，所述玻璃基板的介电常数为6～10，厚度为100微米～300微米；或者，所述覆盖层包括陶瓷基板，所述陶瓷基板的介电常数为20～100，厚度为100微米～200微米。
  14. 如权利要求1所述的芯片封装结构，其中，所述塑封层的材料包括聚合物材料。
  15. 如权利要求14所述的芯片封装结构，其中，所述聚合物材料包括环氧树脂、聚乙烯、聚丙烯、聚烯烃、聚酰胺和聚亚氨酯中的至少一种。
  16. 如权利要求1所述的芯片封装结构，还包括位于所述基板上的保护环，所述保护环包围所述感应芯片、塑封层和覆盖层，暴露出感应区上的部分覆 盖层。
  17. 如权利要求16所述的芯片封装结构，还包括包围所述塑封层、感应芯片、覆盖层和保护环的外壳，所述外壳暴露出感应区上的部分覆盖层。
  18. 一种芯片封装方法，包括：
    提供基板；
    将感应芯片与所述基板耦合，所述感应芯片包括第一表面、以及与第一表面相对的第二表面，所述感应芯片还包括位于所述第一表面的感应区，所述感应芯片的第二表面面向基板；
    在所述基板上形成塑封层，所述塑封层的表面与所述感应芯片的第一表面齐平；
    在所述塑封层和感应芯片的第一表面上形成覆盖层。
  19. 如权利要求18所述的芯片封装方法，其中，所述覆盖层的厚度为20微米～100微米；所述覆盖层的莫氏硬度大于或等于8H；所述覆盖层的介电常数大于或等于7。
  20. 如权利要求18所述的芯片封装方法，其中，所述塑封层包括聚合物材料。
  21. 如权利要求20所述的芯片封装方法，其中，所述塑封层通过转注工艺、丝网印刷工艺、旋涂工艺或喷涂工艺形成。
  22. 如权利要求18所述的芯片封装方法，其中，所述覆盖层的材料包括无机纳米材料和聚合物材料中的至少一种。
  23. 如权利要求22所述的芯片封装方法，其中，所述聚合物材料包括环氧树脂、聚酰亚胺树脂、苯并环丁烯树脂、聚苯并恶唑树脂、聚对苯二甲酸丁二酯、聚碳酸酯、聚对苯二甲酸乙二醇酯、聚乙烯、聚丙烯、聚烯烃、聚氨酯、聚烯烃、聚醚砜、聚酰胺、聚亚氨酯、乙烯-醋酸乙烯共聚物和聚乙烯醇中的至少一种。
  24. 如权利要求23所述的芯片封装方法，其中，所述覆盖层通过丝网印刷工艺、 旋涂工艺或喷涂工艺形成。
  25. 如权利要求22所述的芯片封装结构，其中，所述无机纳米材料包括氧化铝和氧化钴中的至少一种。
  26. 如权利要求25所述的芯片封装结构，其中，所述覆盖层通过化学气相沉积工艺、物理气相沉积工艺、原子层沉积工艺、丝网印刷工艺、旋涂工艺或喷涂工艺形成。
  27. 如权利要求18所述的芯片封装方法，在将感应芯片与所述基板耦合之前，还包括：在所述基板的第一侧面或感应芯片的第二表面上形成第一粘结层；通过所述第一粘结层使所述感应芯片固定于所述基板的第一侧面。
  28. 如权利要求18所述的芯片封装方法，还包括：在所述塑封层和感应芯片第一表面上形成第二粘结层；在所述第二粘结层上形成覆盖层。
  29. 如权利要求18所述的芯片封装方法，其中，所述感应芯片还包括位于所述第一表面且包围所述感应区的外围区，其中，所述方法还包括：
    在形成所述塑封层之前，在所述感应芯片的外围区形成边缘凹槽，所述感应芯片的侧面暴露出所述边缘凹槽；以及
    在所述感应芯片的外围区表面、以及边缘凹槽的侧壁和底部表面形成芯片电路。
  30. 如权利要求29所述的芯片封装方法，其中，所述塑封层还形成于所述边缘凹槽内，且所述塑封层与感应芯片的感应区表面齐平。
  31. 如权利要求29所述的芯片封装方法，还包括：在所述边缘凹槽底部形成第一焊垫，所述芯片电路与所述第一焊垫电连接。
  32. 如权利要求31所述的芯片封装方法，其中，所述基板具有第一侧面，所述基板的第一侧面具有第二焊垫，所述方法还包括：在形成所述塑封层之前，形成导电线，所述导电线两端分别与第一焊垫与第二焊垫连接，其中所述导电线上到基板第一侧面距离最大的点为顶点，所述顶点低于所述塑封层 表面。
  33. 如权利要求31所述的芯片封装方法，其中，所述基板具有第一侧面，所述基板的第一侧面具有第二焊垫，所述方法还包括：在所述感应芯片侧壁上、基板第一侧面上、以及边缘凹槽内形成导电层，所述导电层两端分别与第一焊垫和第二焊垫电连接。
PCT/CN2015/089304 2014-09-12 2015-09-10 芯片封装方法和封装结构 WO2016037574A1 (zh)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US15/509,602 US10090217B2 (en) 2014-09-12 2015-09-10 Chip packaging method and package structure
KR1020177009731A KR101974011B1 (ko) 2014-09-12 2015-09-10 칩 패키징 방법 및 패키지 구조

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201410465882.9A CN104201116B (zh) 2014-09-12 2014-09-12 指纹识别芯片封装方法和封装结构
CN201410465882.9 2014-09-12

Publications (1)

Publication Number Publication Date
WO2016037574A1 true WO2016037574A1 (zh) 2016-03-17

Family

ID=52086389

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2015/089304 WO2016037574A1 (zh) 2014-09-12 2015-09-10 芯片封装方法和封装结构

Country Status (5)

Country Link
US (1) US10090217B2 (zh)
KR (1) KR101974011B1 (zh)
CN (1) CN104201116B (zh)
TW (1) TWI672749B (zh)
WO (1) WO2016037574A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10090217B2 (en) 2014-09-12 2018-10-02 China Wafer Level Csp Co., Ltd. Chip packaging method and package structure

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104637892B (zh) * 2015-01-27 2017-11-24 华进半导体封装先导技术研发中心有限公司 指纹识别模组的封装结构及其封装方法
CN104779222B (zh) * 2015-04-10 2017-11-03 华进半导体封装先导技术研发中心有限公司 生物识别模组结构与制作方法
CN104851853A (zh) * 2015-05-19 2015-08-19 苏州晶方半导体科技股份有限公司 指纹识别芯片的封装结构及封装方法
CN104850840A (zh) * 2015-05-19 2015-08-19 苏州晶方半导体科技股份有限公司 芯片封装方法和芯片封装结构
KR102070665B1 (ko) * 2015-09-02 2020-01-29 차이나 와퍼 레벨 씨에스피 씨오., 엘티디. 패키지 구조 및 패키징 방법
CN106650552B (zh) * 2015-10-30 2019-09-13 深圳指芯智能科技有限公司 一种指纹识别传感器用金属环及其制备方法和应用
CN105428339A (zh) * 2015-12-01 2016-03-23 华天科技（西安）有限公司 一种防静电的指纹传感芯片封装结构及制造方法
CN105489588B (zh) * 2015-12-04 2019-05-31 苏州迈瑞微电子有限公司 传感器封装结构及其制备方法
TWI582678B (zh) * 2015-12-30 2017-05-11 晨星半導體股份有限公司 電容感測裝置、指紋感測裝置與電容感測裝置製造方法
TW201730809A (zh) * 2016-02-19 2017-09-01 致伸科技股份有限公司 指紋辨識模組及其製造方法
CN107423660A (zh) * 2016-05-24 2017-12-01 比亚迪股份有限公司 指纹识别装置、指纹识别方法和终端设备
TWI622937B (zh) * 2016-06-22 2018-05-01 致伸科技股份有限公司 電容式指紋辨識模組
CN109416746B (zh) * 2016-07-01 2022-04-05 华为技术有限公司 一种防水指纹识别模组和电子设备
CN108701208B (zh) 2016-11-07 2022-05-06 深圳市汇顶科技股份有限公司 指纹识别模组及指纹识别芯片封装结构
CN106653616A (zh) * 2016-11-22 2017-05-10 苏州晶方半导体科技股份有限公司 指纹传感芯片的封装方法以及封装结构
CN106653707A (zh) * 2016-12-12 2017-05-10 苏州科阳光电科技有限公司 一种指纹识别模组及其封装方法
CN106653708A (zh) * 2016-12-12 2017-05-10 苏州科阳光电科技有限公司 一种指纹识别模组及其封装方法
CN106972007A (zh) * 2016-12-23 2017-07-21 创智能科技股份有限公司 具有抗静电结构的指纹感测辨识装置
CN107636687B (zh) * 2017-01-19 2021-09-07 深圳市汇顶科技股份有限公司 一种指纹识别装置
EP3432195A4 (en) * 2017-02-10 2019-06-12 Shenzhen Goodix Technology Co., Ltd. BIOSENSOR
CN106897712B (zh) * 2017-03-13 2020-01-14 Oppo广东移动通信有限公司 指纹模组、显示屏和移动终端
TWI642158B (zh) * 2017-07-21 2018-11-21 致伸科技股份有限公司 指紋感測晶片封裝結構
TWI627720B (zh) * 2017-08-25 2018-06-21 致伸科技股份有限公司 指紋感測晶片封裝結構
WO2019103676A1 (en) * 2017-11-24 2019-05-31 Fingerprint Cards Ab Ultra-thin fingerprint sensor component and manufacturing method
CN113343829B (zh) * 2019-05-29 2024-04-09 深圳市汇顶科技股份有限公司 指纹识别装置和电子设备

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1533741A (zh) * 2003-03-31 2004-10-06 ��ʿͨ��ʽ���� 用于指纹识别的半导体装置
CN101047153A (zh) * 2006-03-29 2007-10-03 祥群科技股份有限公司 半导体集成电路芯片及其形成方法
CN101188202A (zh) * 2006-11-15 2008-05-28 矽品精密工业股份有限公司 感测式封装件及其制造方法
US20080296716A1 (en) * 2007-05-07 2008-12-04 Siliconware Precision Industries Co., Ltd. Sensor semiconductor device and manufacturing method thereof
US20090051052A1 (en) * 2007-08-22 2009-02-26 Denso Corporation Semiconductor device
CN203521394U (zh) * 2013-09-18 2014-04-02 苏州晶方半导体科技股份有限公司 芯片封装结构
CN103715149A (zh) * 2012-09-27 2014-04-09 苹果公司 外围沟槽传感器阵列封装
CN104201116A (zh) * 2014-09-12 2014-12-10 苏州晶方半导体科技股份有限公司 指纹识别芯片封装方法和封装结构
CN204179070U (zh) * 2014-09-12 2015-02-25 苏州晶方半导体科技股份有限公司 指纹识别芯片封装结构
CN104600055A (zh) * 2014-12-30 2015-05-06 华天科技（西安）有限公司 一种指纹识别传感器件
CN104850840A (zh) * 2015-05-19 2015-08-19 苏州晶方半导体科技股份有限公司 芯片封装方法和芯片封装结构

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2626526C (en) * 2005-10-18 2013-03-19 Authentec, Inc. Finger sensor including flexible circuit and associated methods
TW200950017A (en) 2008-05-19 2009-12-01 Lightuning Tech Inc Sensing apparatus with packaging material as sensing protection layer and method of manufacturing the same
KR20100088514A (ko) * 2009-01-30 2010-08-09 주식회사 하이닉스반도체 반도체 패키지
US20110156240A1 (en) * 2009-12-31 2011-06-30 Stmicroelectronics Asia Pacific Pte. Ltd. Reliable large die fan-out wafer level package and method of manufacture
KR101503183B1 (ko) * 2010-06-18 2015-03-16 오쎈테크, 인코포레이티드 감지 영역 위에 캡슐화 층을 포함하는 핑거 센서 및 관련 방법
US8409922B2 (en) 2010-09-14 2013-04-02 Stats Chippac, Ltd. Semiconductor device and method of forming leadframe interposer over semiconductor die and TSV substrate for vertical electrical interconnect
JP5602095B2 (ja) 2011-06-09 2014-10-08 三菱電機株式会社 半導体装置
EP2573804A1 (en) * 2011-09-21 2013-03-27 Nxp B.V. Integrated circuit with sensor and manufacturing method thereof
US9257980B2 (en) * 2011-10-06 2016-02-09 Microchip Technology Incorporated Measuring capacitance of a capacitive sensor with a microcontroller having digital outputs for driving a guard ring
US9030440B2 (en) * 2012-05-18 2015-05-12 Apple Inc. Capacitive sensor packaging
KR101301063B1 (ko) * 2013-07-05 2013-08-28 (주)드림텍 고유전율 재료를 이용한 지문인식 홈키 제조방법 및 지문인식 홈키 구조
CN103793689B (zh) * 2014-01-27 2017-06-06 南昌欧菲光科技有限公司 指纹识别传感器封装结构、电子设备及指纹识别传感器的制备方法
CN104051366B (zh) * 2014-07-01 2017-06-20 苏州晶方半导体科技股份有限公司 指纹识别芯片封装结构和封装方法
CN104051368A (zh) * 2014-07-01 2014-09-17 苏州晶方半导体科技股份有限公司 指纹识别芯片封装结构和封装方法

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1533741A (zh) * 2003-03-31 2004-10-06 ��ʿͨ��ʽ���� 用于指纹识别的半导体装置
CN101047153A (zh) * 2006-03-29 2007-10-03 祥群科技股份有限公司 半导体集成电路芯片及其形成方法
CN101188202A (zh) * 2006-11-15 2008-05-28 矽品精密工业股份有限公司 感测式封装件及其制造方法
US20080296716A1 (en) * 2007-05-07 2008-12-04 Siliconware Precision Industries Co., Ltd. Sensor semiconductor device and manufacturing method thereof
US20090051052A1 (en) * 2007-08-22 2009-02-26 Denso Corporation Semiconductor device
CN103715149A (zh) * 2012-09-27 2014-04-09 苹果公司 外围沟槽传感器阵列封装
CN203521394U (zh) * 2013-09-18 2014-04-02 苏州晶方半导体科技股份有限公司 芯片封装结构
CN104201116A (zh) * 2014-09-12 2014-12-10 苏州晶方半导体科技股份有限公司 指纹识别芯片封装方法和封装结构
CN204179070U (zh) * 2014-09-12 2015-02-25 苏州晶方半导体科技股份有限公司 指纹识别芯片封装结构
CN104600055A (zh) * 2014-12-30 2015-05-06 华天科技（西安）有限公司 一种指纹识别传感器件
CN104850840A (zh) * 2015-05-19 2015-08-19 苏州晶方半导体科技股份有限公司 芯片封装方法和芯片封装结构

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10090217B2 (en) 2014-09-12 2018-10-02 China Wafer Level Csp Co., Ltd. Chip packaging method and package structure

Also Published As

Publication number Publication date
CN104201116A (zh) 2014-12-10
US20170287797A1 (en) 2017-10-05
TWI672749B (zh) 2019-09-21
US10090217B2 (en) 2018-10-02
CN104201116B (zh) 2018-04-20
TW201611137A (zh) 2016-03-16
KR20170051515A (ko) 2017-05-11
KR101974011B1 (ko) 2019-04-30

Similar Documents

Publication Publication Date Title
WO2016037574A1 (zh) 芯片封装方法和封装结构
WO2016000597A1 (zh) 指纹识别芯片封装结构和封装方法
TWI569384B (zh) 指紋識別晶片封裝結構和封裝方法
WO2016000598A1 (zh) 指纹识别芯片封装结构和封装方法
TWI626598B (zh) Fingerprint identification chip packaging structure and packaging method
WO2016183975A1 (zh) 芯片的封装结构及封装方法
TWI575668B (zh) Chip package structure and wafer packaging method
CN204029787U (zh) 指纹识别芯片封装结构
CN204029788U (zh) 指纹识别芯片封装结构
CN204179070U (zh) 指纹识别芯片封装结构
CN204808355U (zh) 芯片封装结构

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15839484

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 15509602

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 20177009731

Country of ref document: KR

Kind code of ref document: A

122 Ep: pct application non-entry in european phase

Ref document number: 15839484

Country of ref document: EP

Kind code of ref document: A1