WO2015178188A1 - 半導体ウェハ、半導体ウェハから個片化された半導体装置および半導体装置の製造方法 - Google Patents
半導体ウェハ、半導体ウェハから個片化された半導体装置および半導体装置の製造方法 Download PDFInfo
- Publication number
- WO2015178188A1 WO2015178188A1 PCT/JP2015/063014 JP2015063014W WO2015178188A1 WO 2015178188 A1 WO2015178188 A1 WO 2015178188A1 JP 2015063014 W JP2015063014 W JP 2015063014W WO 2015178188 A1 WO2015178188 A1 WO 2015178188A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- dicing
- film
- semiconductor
- gan
- groove
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 431
- 238000004519 manufacturing process Methods 0.000 title claims description 37
- 239000000758 substrate Substances 0.000 claims abstract description 44
- 230000000149 penetrating effect Effects 0.000 claims abstract description 5
- 238000000034 method Methods 0.000 claims description 58
- 229910052751 metal Inorganic materials 0.000 claims description 32
- 239000002184 metal Substances 0.000 claims description 32
- 238000005192 partition Methods 0.000 claims description 12
- 238000010030 laminating Methods 0.000 claims description 7
- 235000012431 wafers Nutrition 0.000 description 151
- 229910002601 GaN Inorganic materials 0.000 description 118
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 118
- 239000010410 layer Substances 0.000 description 64
- 230000008569 process Effects 0.000 description 34
- 239000011229 interlayer Substances 0.000 description 32
- 238000010586 diagram Methods 0.000 description 24
- 229910002704 AlGaN Inorganic materials 0.000 description 22
- 230000001681 protective effect Effects 0.000 description 19
- 230000008859 change Effects 0.000 description 17
- 230000004888 barrier function Effects 0.000 description 16
- 238000005520 cutting process Methods 0.000 description 13
- 229910004298 SiO 2 Inorganic materials 0.000 description 12
- 238000001020 plasma etching Methods 0.000 description 12
- 238000012545 processing Methods 0.000 description 12
- 238000001704 evaporation Methods 0.000 description 8
- 230000008020 evaporation Effects 0.000 description 8
- 238000005498 polishing Methods 0.000 description 8
- 238000012360 testing method Methods 0.000 description 8
- 238000004806 packaging method and process Methods 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 238000007689 inspection Methods 0.000 description 5
- 238000002955 isolation Methods 0.000 description 5
- 238000000879 optical micrograph Methods 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- 238000003892 spreading Methods 0.000 description 5
- 230000007480 spreading Effects 0.000 description 5
- 230000015556 catabolic process Effects 0.000 description 4
- 238000001312 dry etching Methods 0.000 description 4
- 238000005530 etching Methods 0.000 description 4
- 230000005669 field effect Effects 0.000 description 4
- 150000004767 nitrides Chemical class 0.000 description 4
- 238000000059 patterning Methods 0.000 description 4
- 238000000206 photolithography Methods 0.000 description 4
- 238000007747 plating Methods 0.000 description 4
- 239000011347 resin Substances 0.000 description 4
- 229920005989 resin Polymers 0.000 description 4
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 3
- XPDWGBQVDMORPB-UHFFFAOYSA-N Fluoroform Chemical compound FC(F)F XPDWGBQVDMORPB-UHFFFAOYSA-N 0.000 description 3
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 3
- 229910052801 chlorine Inorganic materials 0.000 description 3
- 239000000460 chlorine Substances 0.000 description 3
- VEXZGXHMUGYJMC-UHFFFAOYSA-N Hydrochloric acid Chemical compound Cl VEXZGXHMUGYJMC-UHFFFAOYSA-N 0.000 description 2
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 230000000052 comparative effect Effects 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000000465 moulding Methods 0.000 description 2
- 238000012858 packaging process Methods 0.000 description 2
- 239000004033 plastic Substances 0.000 description 2
- 238000007517 polishing process Methods 0.000 description 2
- 238000007639 printing Methods 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 230000001629 suppression Effects 0.000 description 2
- 229920001187 thermosetting polymer Polymers 0.000 description 2
- 238000011179 visual inspection Methods 0.000 description 2
- 229910016570 AlCu Inorganic materials 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 1
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 150000007513 acids Chemical class 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 230000002596 correlated effect Effects 0.000 description 1
- 230000000875 corresponding effect Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 229910017604 nitric acid Inorganic materials 0.000 description 1
- -1 not limited thereto Inorganic materials 0.000 description 1
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 1
- 239000000088 plastic resin Substances 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 238000007789 sealing Methods 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 230000005533 two-dimensional electron gas Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B24—GRINDING; POLISHING
- B24B—MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
- B24B27/00—Other grinding machines or devices
- B24B27/06—Grinders for cutting-off
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B24—GRINDING; POLISHING
- B24B—MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
- B24B37/00—Lapping machines or devices; Accessories
- B24B37/04—Lapping machines or devices; Accessories designed for working plane surfaces
- B24B37/07—Lapping machines or devices; Accessories designed for working plane surfaces characterised by the movement of the work or lapping tool
- B24B37/10—Lapping machines or devices; Accessories designed for working plane surfaces characterised by the movement of the work or lapping tool for single side lapping
- B24B37/105—Lapping machines or devices; Accessories designed for working plane surfaces characterised by the movement of the work or lapping tool for single side lapping the workpieces or work carriers being actively moved by a drive, e.g. in a combined rotary and translatory movement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/10—Measuring as part of the manufacturing process
- H01L22/14—Measuring as part of the manufacturing process for electrical parameters, e.g. resistance, deep-levels, CV, diffusions by electrical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54453—Marks applied to semiconductor devices or parts for use prior to dicing
- H01L2223/5446—Located in scribe lines
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
Definitions
- the present invention relates to a semiconductor wafer, a semiconductor device separated from the semiconductor wafer, and a manufacturing method thereof.
- GaN power devices that have high withstand voltage characteristics and are used for applications where a large current flows are being actively developed.
- a nitride semiconductor which is a material having a high breakdown electric field and a high saturation electron velocity, has attracted attention.
- GaN power devices using GaN are expected to greatly contribute to energy saving in future low-loss / high-speed power switching systems.
- the GaN film is harder than silicon, and the nitride semiconductor such as GaN and silicon have different lattice constants and thermal expansion coefficients. Therefore, a large stress is generated near the interface between the silicon substrate and the GaN film during dicing. When a mechanical impact due to dicing is applied to the stressed region near the interface, cracks and the like are generated starting from the vicinity of the interface. In order to solve this problem, for example, laser dicing is used.
- Patent Document 1 Japanese Patent Laid-Open No. 2006-222258
- GaN is a chemically very stable substance, is not dissolved by common acids (hydrochloric acid, sulfuric acid, nitric acid, etc.) and bases, and is not etched into any solution at room temperature. For this reason, it is necessary to perform dry etching by reactive ion etching during etching in the semiconductor manufacturing process, and the etching rate is slow and the productivity is deteriorated.
- an object of the present invention is to provide a semiconductor wafer having high yield and reliability, a semiconductor device separated from the semiconductor wafer, and a method for manufacturing the semiconductor device.
- the semiconductor wafer of the present invention is A substrate, A GaN-based semiconductor film laminated on the substrate; A plurality of element regions having a semiconductor element provided on the GaN-based semiconductor film, and a metal ring provided on the GaN-based semiconductor film and disposed so as to surround the semiconductor element; A dielectric film laminated on the GaN-based semiconductor film; A dicing region having a dicing groove provided in a lattice shape without penetrating the dielectric film along the outer periphery of the metal ring so as to partition the element region, and opening on the dielectric film; With In the bottom surface of the dicing groove, the end of the dicing groove on the element region side is higher or lower than the central portion in the width direction of the dicing groove.
- the semiconductor device of the present invention is A semiconductor device separated from the semiconductor wafer, In the dicing region, at least a part of the dicing groove is cut out so as to remain in the semiconductor device.
- a method for manufacturing a semiconductor device of the present invention includes: A step of growing a GaN-based semiconductor film on the substrate; Forming a device region having a plurality of semiconductor elements and a metal ring disposed so as to surround the semiconductor elements on the GaN-based semiconductor film, and laminating a dielectric film; Forming a dicing region having dicing grooves provided in a lattice shape so as to partition the element region; Dicing the dicing groove to cut out a semiconductor device including the semiconductor element and at least a part of the dicing groove; With The dicing groove is not exposed at the bottom surface of the dicing groove, and the end of the dicing groove on the element region side is higher than the central portion in the width direction of the dicing groove. It is characterized in that it is formed to be lower or lower.
- the end of the dicing groove on the element region side is higher or lower than the central portion in the width direction of the dicing groove.
- a highly reliable semiconductor device can be obtained without using laser dicing, which is expensive and has a problem of removing debris (evaporation residue). For this reason, a highly reliable and low-cost semiconductor device can be manufactured in a short cut time.
- FIG. 2 is an enlarged view of a portion X of the semiconductor wafer in FIG. 1.
- FIG. 3 is a schematic sectional view taken along line III-III in FIG. 2. It is a cross-sectional schematic diagram which shows the dicing groove
- FIG. 6 is a schematic cross-sectional view for explaining the method of manufacturing the semiconductor wafer following FIG. 5.
- FIG. 7 is a schematic cross sectional view for illustrating the method for manufacturing the semiconductor wafer following FIG. 6.
- FIG. 8 is a schematic cross sectional view for illustrating the method for manufacturing the semiconductor wafer following FIG. 7.
- FIG. 9 is a schematic cross sectional view for illustrating the method for manufacturing the semiconductor wafer following FIG. 8. It is a partial cross-sectional schematic diagram which shows the spread of the interlayer crack and surface chipping which generate
- FIG. 2 is a partial cross-sectional schematic diagram showing spread of interlayer cracks and surface chipping that occur during dicing of the semiconductor wafer of FIG. 1. It is a figure of the optical microscope image which shows the dicing surface at the time of dicing of the semiconductor wafer which has not formed the dicing groove.
- FIG. 16 is a correlation diagram between the generation width of interlayer cracks during dicing of the semiconductor wafer of FIG. 15 and the film thickness of the second dielectric film.
- FIG. 16 is a partial cross-sectional schematic diagram showing the spread of interlayer cracks and surface chipping that occur during dicing of the semiconductor wafer of FIG. 15.
- FIG. 16 is a correlation diagram between the generation width of cracks during dicing of the semiconductor wafer of FIG. 15 and the film thickness of the dielectric film on the bottom surface of the dicing groove.
- It is the comparison figure which compared the semiconductor wafer of 3rd Embodiment of this invention, and the conventional semiconductor wafer about the generation
- FIG. 21 is a diagram for explaining a manufacturing method of the semiconductor device of FIG. 20;
- FIG. 31 is a diagram for describing the manufacturing method of the semiconductor device following FIG. 30;
- FIG. 32 is a diagram for explaining the method for manufacturing the semiconductor device following FIG. 31; It is a cross-sectional schematic diagram which shows the dicing groove
- FIG. 5 is a partial cross-sectional schematic view showing spread of interlayer cracks and surface chipping that occur during dicing of a semiconductor wafer having a thick dielectric film on the bottom surface of a dicing groove.
- FIG. 37 is a partial cross-sectional schematic diagram showing spread of interlayer cracks and surface chipping that occur during dicing of the semiconductor wafer of FIG. 36.
- FIG. 37 is a correlation diagram between the spread width of side cracks and the T2 / T1 film thickness ratio during dicing of the semiconductor wafer of FIG. 36. It is a cross-sectional schematic diagram of the semiconductor wafer of 6th Embodiment of this invention.
- FIG. 41 is a correlation diagram between the generation width of interlayer cracks during dicing of the semiconductor wafer of FIG.
- FIG. 40 is a cross-sectional schematic diagram of the semiconductor wafer of 7th Embodiment of this invention.
- FIG. 43 is a partial cross-sectional schematic diagram showing spread of interlayer cracks and surface chipping that occur during dicing of the semiconductor wafer of FIG. 42.
- FIG. 37 is a diagram of an optical microscope image showing the surface of a dicing region during dicing of the semiconductor wafer of FIG. 36.
- FIG. 43 is a diagram of an optical microscope image showing the surface of a dicing region during dicing of the semiconductor wafer of FIG. 42.
- the semiconductor wafer 1 As shown in FIGS. 1 and 2, the semiconductor wafer 1 according to the first embodiment of the present invention includes a plurality of element regions 20 and dicing regions 21 provided in a lattice shape so as to partition the element regions 20. I have. In the element region 20, a semiconductor element 30 (circuit unit), a bonding pad 14 provided on the semiconductor element 30, and a metal ring 22 provided so as to surround the semiconductor element 30 are provided. Yes.
- the semiconductor element 30 is a GaN-based HFET (Hetero-junction Field Effect Transistor).
- the semiconductor device 70 singulated from the semiconductor wafer 1 is composed of the element region 20 and a part of the dicing region 21 around the element region 20.
- the semiconductor element 30 includes a substrate 23 and a GaN-based semiconductor film 24 stacked on the substrate 23 as shown in FIG.
- a 6-inch size silicon (Si) substrate having a thickness of 625 ⁇ m is used as the substrate 23.
- the substrate 23 is not limited to the Si substrate, and may be a sapphire substrate or a SiC substrate, for example.
- the GaN-based semiconductor film 24 is a nitride composed of an undoped AlGaN buffer layer, an undoped GaN channel layer stacked on the undoped AlGaN buffer layer, and an undoped AlGaN barrier layer stacked on the undoped GaN channel layer. It is a semiconductor laminate.
- the undoped AlGaN buffer layer, the undoped GaN channel layer, and the undoped AlGaN barrier layer are not shown. Further, the semiconductor element 30 is schematically shown in a simplified manner. For this reason, the sizes and intervals of the source electrode, the drain electrode, and the gate electrode are different from actual ones.
- a 2DEG layer (two-dimensional electron gas layer) 35 is generated in the vicinity of the interface between the undoped GaN channel layer and the undoped AlGaN barrier layer.
- the 2DEG layer 35 is generated only in the region of the semiconductor element 30 by an element isolation groove 36 formed around the semiconductor element 30.
- an AlGaN channel layer having a composition having a smaller band gap than the AlGaN barrier layer may be used instead of the GaN channel layer.
- a layer having a thickness of about 1 nm made of GaN, for example, may be provided on the AlGaN barrier layer as a cap layer.
- the GaN-based semiconductor film 24 includes a source electrode 31 and a drain electrode 32.
- the source electrode 31 and the drain electrode 32 are formed in a recess that penetrates the AlGaN barrier layer and the 2DEG layer 35 to reach the GaN channel layer and is spaced from each other.
- a gate electrode 33 is formed on the AlGaN barrier layer and between the source electrode 31 and the drain electrode 32.
- the source electrode 31 and the drain electrode 32 are ohmic electrodes, and the gate electrode 33 is a Schottky electrode.
- the source electrode 31, drain electrode 32, gate electrode 33, and active region constitute an HFET.
- the active region means that carriers are generated between the source electrode 31 and the drain electrode 32 by a voltage applied to the gate electrode 33 disposed between the source electrode 31 and the drain electrode 32 on the AlGaN barrier layer.
- This is a region of a flowing nitride semiconductor stack (GaN channel layer, AlGaN barrier layer).
- a dielectric film 25 made of SiO 2 and a protective film 26 made of SiN are formed on the GaN-based semiconductor film 24, and the protective film 26 is formed on the dielectric film 25.
- a via 34 (only the via on the drain electrode 32 is shown in FIG. 3) is formed in the region of the dielectric film 25 on the source electrode 31, the drain electrode 32, and the gate electrode 33. Each of the source electrode 31, the drain electrode 32, and the gate electrode 33 is connected to the bonding pad 14 (only one bonding pad is shown in FIG. 3) via the via 34.
- SiN As material for the dielectric film 25, but using SiO 2, not limited thereto, SiN, may be an insulating material such as polyimide.
- a channel is formed by the 2DEG layer 35 generated in the vicinity of the interface between the GaN channel layer and the AlGaN barrier layer, and this channel is controlled by applying a voltage to the gate electrode 33, and the source
- the HFET having the electrode 31, the drain electrode 32, and the gate electrode 33 is turned on / off.
- the HFET is turned off when a depletion layer is formed in the GaN channel layer under the gate electrode 33 when a negative voltage is applied to the gate electrode 33, while the gate electrode 33 is turned off when the voltage of the gate electrode 33 is zero. It operates as a normally-on type transistor in which the depletion layer disappears in the GaN channel layer below 33 and is turned on.
- a dicing groove 27 is provided in the dicing area 21 that partitions the element area 20.
- the dicing groove 27 is formed so that the GaN-based semiconductor film 24 is not exposed from the bottom surface 27 a of the dicing groove 27 by etching the dielectric film 25 and the protective film 26.
- the bottom surface 27a of the dicing groove 27 is higher than the central portion in the width direction W of the bottom surface 27a of the dicing groove 27 (the upper side (opening side in FIG. 4 with respect to the bottom surface 27a). ) Has a shape change area 40.
- the thickness of the dielectric film 25 on the bottom surface 27a of the dicing groove 27 is 0.2 ⁇ m to 3 ⁇ m
- the width W0 of the dicing region 21 is 90 ⁇ m
- the width W1 of the dicing groove 27 is 70 ⁇ m.
- air discharge occurs at a low applied voltage.
- the distance between the dicing groove 27 and the bonding pad 14 is 70 ⁇ m, air discharge is generated by applying about 600V.
- the GaN-based semiconductor film 24 is not exposed from the surface of the bottom surface 27a of the dicing groove 27. For this reason, when testing the semiconductor element 30 in the wafer state, a breakdown voltage test or the like can be performed by applying a high voltage in the wafer state without destroying the semiconductor element 30.
- an undoped AlGaN buffer layer, an undoped GaN channel layer, and an undoped AlGaN barrier layer are sequentially formed on a Si substrate 23 by using a MOCVD (Metal-Organic-Chemical-Vapor-Deposition) method.
- MOCVD Metal-Organic-Chemical-Vapor-Deposition
- the GaN-based semiconductor film 24 is formed by stacking.
- the thickness of the undoped GaN channel layer is, for example, 1 ⁇ m
- the thickness of the undoped AlGaN barrier layer is, for example, 30 nm.
- a 2DEG layer 35 is generated in the vicinity of the interface between the undoped GaN channel layer and the undoped AlGaN barrier layer.
- an element isolation groove 36 penetrating the 2DEG layer 35 is formed in a region where the semiconductor element 30 is not formed on the GaN-based semiconductor film 24.
- the element isolation trench 36 is formed by using a RIE (reactive ion etching) apparatus using a chlorine-based gas after patterning a resist by a general photolithography method.
- a semiconductor element 30 is formed. That is, recesses reaching the GaN channel layer through the AlGaN barrier layer and the 2DEG layer 35 are formed on the GaN-based semiconductor film 24 in the element region 20 at intervals.
- the concave portion is not limited as long as it can penetrate the 2DEG layer 35 from the surface of the AlGaN barrier layer.
- the resist is patterned by a general photolithography method, and RIE using a chlorine-based gas is performed. For example, it is formed to have a depth of 70 nm.
- Ti, Al, and TiN are sequentially stacked in this recess by sputtering to form a source electrode 31 and a drain electrode 32 that are ohmic electrodes.
- An ohmic contact is obtained between the 2DEG layer 35 and the ohmic electrode by annealing the substrate on which the source electrode 31 and the drain electrode 32 are formed, for example, at 400 ° C. or more and 500 ° C. or less for 10 minutes or more.
- a gate electrode 33 made of a WN, W laminated film formed by sputtering is formed on the GaN-based semiconductor film 24 between the source electrode 31 and the drain electrode 32.
- a SiN film manufactured by p-CVD (plasma CVD) and a SiO 2 film are laminated on the GaN-based semiconductor film 24, and the dielectric film 25 having a film thickness of, for example, 1.0 ⁇ m to 4.5 ⁇ m.
- the film thickness of the dielectric film 25 varies depending on the metal film thickness of the semiconductor element to be manufactured.
- vias 34 as contact portions (only the vias on the drain electrode 32 are shown in FIGS. 7 to 9) in the regions of the dielectric film 25 on the source electrode 31, the drain electrode 32, and the gate electrode 33.
- the source electrode 31, the drain electrode 32, and the gate electrode 33 are connected to the bonding pad 14 provided on the dielectric film 25 through the via 34.
- a metal ring 22 is formed around the semiconductor element 30 on the dielectric film 25.
- the metal ring 22 is formed by patterning a resist by a general photolithography method and patterning a TiN, AlCu, and TiN laminated film by using a RIE method using a chlorine-based gas.
- a protective film 26 made of SiN manufactured by p-CVD and having a film thickness of, for example, 0.9 ⁇ m is formed on the dielectric film 25.
- the bonding pad 14 is exposed for connection with a signal processing circuit or the like and is not covered with the protective film 26.
- the dicing grooves 27 are formed by patterning a resist by a photolithography method and performing dry etching by RIE using a fluorine-based gas.
- the interlayer stress between the Si substrate 23 and the vicinity of the GaN-based semiconductor film 24 is increased during dicing, so that the dielectric at the bottom surface of the dicing groove is increased. Interlayer cracks may be more likely to occur compared to a conventional semiconductor wafer in which the body film is completely removed and the GaN-based semiconductor film is exposed from the bottom surface.
- (1) a semiconductor wafer having no dicing groove, (2) a semiconductor wafer having a dicing groove but having a substantially flat bottom surface, and (3) the semiconductor wafer of the first embodiment. Dicing was carried out for each of 1 and the occurrence of interlayer cracks and surface chipping during blade dicing was examined.
- the semiconductor wafer of the structure of said (1), (2) has the same structure as the semiconductor wafer 1 except for a dicing groove.
- the surface chipping C and the interlayer crack P spreading from the cutting part 57 reached the metal ring 22 at the time of blade dicing.
- This interlayer crack P is a crack generated in the vicinity of the GaN-based semiconductor film 24, and the metal ring 22 cannot stop the spread. For this reason, the interlayer crack P may spread to the element region.
- the spread of the surface chipping C and the interlayer crack P can be suppressed by providing the dicing grooves.
- the shape changing region 40 at the end of the bottom surface 27a of the dicing groove 27 on the element region 20 side, the spread of the surface chipping C and the interlayer crack P can be reliably suppressed, yield can be improved, and reliability can be improved. It was found that the semiconductor device 70 having a high height can be separated.
- the shape change region 40 is provided on the bottom surface 27a on the element region 20 side of the dicing groove 27, and the bottom surface 27a of the dicing groove 27 is more than the central portion in the width direction W of the dicing groove 27.
- the stress (crack) P3 generated near the interface between the GaN-based semiconductor film 24 and the dielectric film 25 is It can be directed in the direction of arrow A3.
- the stress (crack) P4 generated near the interface between the Si substrate 23 and the GaN-based semiconductor film 24 generated when the dicing further proceeds can be directed in the direction of the arrow A4.
- the semiconductor device 70 with high reliability can be obtained without using laser dicing, which is expensive and has a problem of removing debris (evaporation residue). For this reason, the low-cost semiconductor device 70 can be manufactured in a short cut time.
- the semiconductor wafer 101 of the second embodiment is a two-layered multi-film comprising the first and second dielectric films 49 and 50 as the dielectric film 25 of the semiconductor wafer 1 in the first embodiment. It is composed of layers. In addition, the same number is attached
- the dielectric film 125 for example, a SiN film having a thickness of 2.0 ⁇ m or less manufactured by p-CVD is used as the first dielectric film 49, and the second dielectric material is used.
- the film 50 a SiO 2 film having a thickness of 2.0 ⁇ m or less manufactured by p-CVD is used.
- the relationship between the thickness of the second dielectric film 50 and the spread of the crack P during blade dicing when the thickness of the first dielectric film 49 is 0.75 ⁇ m was examined. Dicing was performed so that the distance from the cut portion of the dicing groove 27 to the metal ring 22 in a cross-sectional view was 25 ⁇ m.
- the spread of cracks P can be suppressed to 20 ⁇ m or less before the position (25 ⁇ m) reaching the metal ring 22. I understood.
- the maximum film thickness of one layer constituting the dielectric film becomes smaller than that of a single-layer dielectric film having the same film thickness.
- the stress (crack) P5 generated near the interface between the first dielectric film 49 and the second dielectric film 50 during blade dicing is directed in the direction of the arrow A5
- the stress (crack) P6 generated near the interface between the GaN-based semiconductor film 24 and the dielectric film 25 can be directed in the direction of the arrow A6.
- the stress (crack) P7 generated near the interface between the Si substrate 23 and the GaN-based semiconductor film 24 when dicing further proceeds can be directed in the direction of the arrow A7.
- the stress generated by dicing can be directed to the outside of the semiconductor wafer 101 at a position before the wall surface 27b of the dicing groove 27, the spread of cracks, surface chipping, and film peeling is reliably suppressed, The yield of the separated semiconductor device 70 can be improved, and the reliability of the separated semiconductor device 70 can be improved.
- the dielectric film 125 is composed of two layers of the first and second dielectric films 49 and 50, the relationship between the crack during blade dicing and the film thickness of the dielectric film 125 on the bottom surface 27a of the dicing groove 27. Investigated about.
- the film thickness of the dielectric film 125 on the bottom surface 27 a of the dicing groove 27 due to variations in processing of the dicing groove 27. Is 3.0 ⁇ m or less, it is possible to reliably suppress the spread of cracks, surface chipping, and film peeling near the interface between the Si substrate 23 and the GaN-based semiconductor film 24, and the yield of the singulated semiconductor device 70. Can be improved, and the reliability of the separated semiconductor device 70 can be improved.
- the thickness of the dielectric film 125 on the bottom surface 27a of the dicing groove 27 can be increased, the processing depth of the dicing groove 27 can be reduced. As a result, the processing time of the dicing groove 27 can be shortened, and the resist film thickness used when processing the dicing groove 27 can be reduced to reduce the processing cost.
- the semiconductor wafer 201 of the third embodiment is composed of a dielectric film 225 obtained by further multilayering the dielectric film 125 of the second embodiment.
- the same number is attached
- the dielectric film 225 of the semiconductor wafer 201 of the third embodiment includes an SiN film (for example, a film thickness of 0.17 ⁇ m), an SiO 2 film (for example, a film thickness of 0.15 ⁇ m), an SiN film (for example, a film thickness of 0.25 ⁇ m), and SiO 2 It has a configuration in which two layers (for example, a film thickness of 0.75 ⁇ m), an SiN film (for example, a film thickness of 0.25 ⁇ m), and an SiO 2 film (for example, a film thickness of 0.93 ⁇ m) are sequentially stacked.
- a SiN film (film thickness 0.17 ⁇ m), a SiO 2 film (film thickness 0.15 ⁇ m), a SiN film (film thickness 0.25 ⁇ m), a SiO 2 film (film thickness) 0.75 ⁇ m), SiN film (film thickness: 0.25 ⁇ m), and SiO 2 film (film thickness: 3.00 ⁇ m), which has a dielectric film laminated in order, and the shape changes to the bottom surface 27 a of the dicing groove 27
- the region 40 is not provided (the bottom surface 27a of the dicing groove 27 is substantially flat)
- the relationship between the presence / absence of the shape change region 40 and the spread of the surface chipping C and the interlayer crack P generated during blade dicing I investigated.
- the semiconductor wafer of the comparative example has the same configuration as that of the semiconductor wafer 201 except for the configuration related to the dielectric film and the dicing groove. Further, as in the second embodiment, dicing was performed so that the distance from the cut portion of the dicing groove 27 to the metal ring 22 in a cross-sectional view was 25 ⁇ m.
- the spread of cracks generated during blade dicing was mostly 10 ⁇ m or less, and at most 17 ⁇ m.
- a plurality of cracks extending over 25 ⁇ m occurred.
- the dielectric film is composed of two or more layers, it is possible to suppress the spread of cracks, surface chipping and film peeling, and to improve the yield of the separated semiconductor device 70, The reliability of the separated semiconductor device 70 can be improved.
- the dielectric film was composed of 8 layers, it was confirmed that the same effect as the dielectric film 225 was obtained if the total thickness of the dielectric film was 3.0 ⁇ m or less.
- the semiconductor device 170 according to the fourth embodiment is separated from the semiconductor wafer 201 according to the third embodiment, and as shown in FIG. 20, the semiconductor element 30 and bonding provided on the semiconductor element 30.
- a pad 14 and a metal ring 22 provided so as to surround the semiconductor element 30 are provided.
- the same components as those in the first to third embodiments are denoted by the same reference numerals, and the description of the first to third embodiments is cited.
- the semiconductor device 170 is cut out so that a part of the dicing groove 27 remains on the outer periphery of the metal ring 22.
- the width W0 of the dicing region 21 of the semiconductor wafer 201 is 90 ⁇ m and the width W1 of the dicing groove 27 is 70 ⁇ m.
- a part of the dicing groove 27 is 10 ⁇ m to 15 ⁇ m on the outer periphery of the semiconductor device 170. It is left.
- the semiconductor wafer 201 has a surface protection process, a back surface polishing process, a dicing tape application process, a surface protection tape peeling process, a dicing process, a die bonding process, a wire bonding process, a resin molding process, an exterior plating process, and a marking.
- a process, a forming process, a test process, an appearance inspection process, and a packaging process are sequentially performed to be packaged and shipped.
- the surface protective tape attaching step of step 1 is a step of attaching the surface protective tape 2 in order to protect the surface (semiconductor element) of the semiconductor wafer 201 from stress and dirt at the time of back surface polishing, which is the next step. It is.
- the back surface polishing step of step 2 is a step of polishing the semiconductor wafer 201 with the surface protective tape 2 attached thereto to a predetermined thickness according to the type of package, and the polishing stage 3 to which the semiconductor wafer 201 is fixed. In this step, the polishing wheel 5 with the grindstone 4 is rotated to rotate.
- the tape applying step of step 3 is a step of attaching the semiconductor wafer 201 to the dicing tape 7 attached to the wafer ring 6 as preparation for dicing which is the next step.
- the surface protection tape peeling process of the process 4 is a process of peeling the surface protection tape 2 affixed on the semiconductor wafer 201 surface using the peeling tape 8, as shown in FIG.
- the semiconductor wafer 201 is cut along the dicing area (scribe line) 21 in the vertical direction and the horizontal direction by the dicing blade 9, and separated into a predetermined chip size. It is a process to do.
- the die-bonding process of process 6 is a process of mounting the separated semiconductor chip 10 on a lead frame as shown in FIG. Specifically, the paste 12 is applied on the island 11, and the separated semiconductor chip 10 is picked up using a collet 13, placed on a predetermined position on the paste 12, and thermally cured.
- the wire bonding step of step 7 is a step of connecting the bonding pads 14 and the leads 15 of the semiconductor chip 10 mounted on the lead frame using the wires 16 as shown in FIG.
- wire connection gold wire, silver wire, copper wire, aluminum wire or the like is used.
- the resin molding step of step 8 is a step of injecting a plastic resin 18 into a mold die 17 on which a lead frame is set by a plunger 19 to form a package, and then thermosetting. .
- the exterior plating step of step 9 is a step of removing the mold resin burrs leaking on the outer leads before plating, and then solder plating the outer leads for soldering and mounting on the substrate by the user.
- the marking step of step 10 is a step of printing necessary information such as the product name on the surface of the package.
- a method of printing using ink such as thermosetting ink or a method of engraving the package surface by laser irradiation is used.
- the forming step of step 11 is a step of cutting each package individually from the lead frame and processing the outer leads into a predetermined shape using a mold.
- the test process of the process 12 is a process of using a tester to determine whether the manufactured package is electrically good or defective.
- the appearance inspection step of step 13 is a step of confirming the final appearance state of the device in accordance with the contents of the inspection standard.
- visual inspection visual inspection that is confirmed by a person and measurement inspection using an inspection machine are used.
- the packaging process of step 14 is stored in a predetermined shipping form (sleeve packaging using a plastic sleeve, tray packaging using a plastic tray, tape & reel packaging using an embossed tape), and further aluminum laminate sealing.
- a predetermined shipping form strip packaging using a plastic sleeve, tray packaging using a plastic tray, tape & reel packaging using an embossed tape
- This is a process of carrying out moisture-proof packaging, storing it in a designated case, and shipping it.
- the surface protective tape 2 is applied to the front surface of the semiconductor wafer 201 to prevent contamination during back surface polishing, and polishing is performed to a specified polishing thickness.
- the wafer since the Si substrate 23 and the GaN-based semiconductor film 24 have different thermal expansion coefficients or lattice constants, the wafer may be broken.
- a WSS wafer support system
- the polished semiconductor wafer 201 is bonded to the dicing tape 7 attached to the wafer ring 6, and the surface protection tape 2 is peeled off.
- the surface protective tape 2 may be peeled off first and then attached to the dicing tape 7.
- the semiconductor wafer 201 is cut along the dicing area (scribe line) 21 by the dicing blade 9 in the vertical and horizontal directions at a blade rotation speed of 30,000 rpm and a cutting speed of 5 mm / s. 170 is divided into pieces.
- the semiconductor device 170 is separated into pieces using a dicing blade 9 instead of laser dicing. For this reason, the cutting time can be shortened and the semiconductor device 170 can be manufactured at a low cost as compared with the case of using laser dicing, which is expensive and has a problem of removing debris (evaporation residue).
- the blade load is large and the generation rate of surface chipping and interlayer cracks is high in the single cut full cut method, at least the uniaxial 71 for cutting the GaN-based semiconductor film and the Si substrate are cut.
- a two-step step cut method using a step cut using two shafts 72 is used. Thereby, the load of the blade at the time of blade dicing can be reduced, and the occurrence rate of surface chipping and interlayer cracks can be reduced.
- the semiconductor device 170 is formed such that the end of the dicing groove 27 on the element region 20 side is higher than the central portion of the dicing groove 27 in the width direction W on the bottom surface 27a of the dicing groove 27. Since the semiconductor wafer 201 having the shape change region 40 is separated into individual pieces, the spread of cracks, surface chipping, and film peeling that occur during blade dicing is suppressed.
- the spread of interlayer cracks and surface chipping generated during dicing is substantially reduced from the metal ring 22. It can be suppressed to a region 10 ⁇ m away. Therefore, the semiconductor device 170 having high yield and reliability can be obtained at low cost.
- the bottom surface 27a of the dicing groove 27 is configured such that the end of the dicing groove 27 on the element region 20 side is higher than the central portion of the dicing groove 27 in the width direction W.
- the shape change area 40 is provided, the present invention is not limited to this.
- the shape of the bottom surface 327a of the dicing groove 327 is configured such that the end of the dicing groove 327 on the element region 20 side is lower than the center in the width direction of the bottom surface 327a of the dicing groove 327.
- a change region 340 may be provided, and, as shown in FIG.
- the end of the dicing groove 27 on the element region 20 side is located at the bottom surface 427 a of the dicing groove 427 rather than the central portion in the width direction of the dicing groove 27.
- the shape change region 40 is formed by changing the film thickness of the dielectric films 25, 125, and 225 on the bottom surface 27a of the dicing groove 27.
- the thickness of the dielectric films 25, 125, and 225 on the bottom surface 527a of the dicing groove 527 is made substantially constant, and the thickness of the protective film 526 is changed to form the shape change region 540. It may be.
- the semiconductor wafer 301 according to the fifth embodiment of the present invention has a film thickness T1 of the GaN-based semiconductor film 24 without providing a shape change region in the dielectric film 325 on the bottom surface 727a of the dicing groove 727.
- the ratio of the thickness T2 of the dielectric film 325 to the thickness of the dielectric film 325 is 3.3 or less.
- the same number is attached
- the film thickness T2 of the dielectric film 325 on the bottom surface 727a of the dicing groove 727 is 0.2 ⁇ m to 4 ⁇ m
- the width W0 of the dicing region 21 is 90 ⁇ m
- the width W1 of the dicing groove 27 is 70 ⁇ m.
- the dielectric film 425 for example, a SiO 2 film having a thickness of 2.0 ⁇ m or less manufactured by p-CVD is used.
- the film thickness of the dielectric film 1025 on the bottom surface 1027a of the dicing groove 1027 is large, and the ratio of the film thickness of the dielectric film 1025 to the film thickness of the GaN-based semiconductor film 24 is the same as that of the fifth embodiment.
- the stress (crack) P8 generated near the interface between the GaN-based semiconductor film 24 and the dielectric film 1025 is directed in the direction of the arrow A8, and the Si substrate 23 and the GaN-based semiconductor film
- the stress (crack) P9 generated near the interface with 24 is directed in the direction of arrow A9. For this reason, there are cases where these stresses cannot be released to the outside of the semiconductor wafer.
- dicing was performed on wafers in which the ratio of the film thickness (T2) of the dielectric film to the film thickness (T1) of the GaN-based semiconductor film at the bottom of the dicing groove was changed, and side cracks (interlayers) during blade dicing were performed. The occurrence of cracks and surface chipping) was investigated.
- Each of the semiconductor wafers used here has the same configuration as that of the semiconductor wafer 1 except for the ratio of the thickness (T2) of the dielectric film to the thickness (T1) of the GaN-based semiconductor film at the bottom of the dicing groove. Have.
- the ratio (T2 / T1) of the film thickness (T2) of the dielectric film to the film thickness (T1) of the GaN-based semiconductor film at the bottom of the dicing groove is set to 3.3 or less, whereby surface chipping and interlayer It has been found that the spread of cracks can be reliably suppressed to improve the yield, and the highly reliable semiconductor device 70 can be singulated.
- the ratio (T2 / T1) of the thickness (T2) of the dielectric film 325 to the thickness (T1) of the GaN-based semiconductor film 24 is set to 3.3 or less.
- the stress (crack) P10 generated near the interface between the GaN-based semiconductor film 24 and the dielectric film 325 can be directed in the direction of the arrow A10.
- the stress (crack) P11 generated near the interface between the Si substrate 23 and the GaN-based semiconductor film 24 generated when dicing further proceeds can be directed in the direction of the arrow A11.
- the ratio of the film thickness (T2) of the protective film 426 to the film thickness (T1) of the GaN-based semiconductor film 24 is set to 3.3 or less on the bottom surface of the dicing groove 827.
- the dielectric film 425 for example, a SiO 2 film having a thickness of 2.0 ⁇ m or less manufactured by p-CVD is used, and as the protective film 426, a SiN film having a thickness of 0.9 ⁇ m or less manufactured by p-CVD is used. Used.
- the stress (crack) P12 generated in the vicinity of the interface between the protective film 426 and the GaN-based semiconductor film 24 is indicated by the arrow A12 before the side wall 827b of the dicing groove 827. Can be directed in the direction. Further, the stress (crack) P13 generated in the vicinity of the interface between the GaN-based semiconductor film 24 and the Si substrate 23 generated when the dicing further proceeds can be directed in the direction of the arrow A13. In other words, the stress generated by dicing can be directed to the outside of the semiconductor wafer 401 to make it difficult to enter the semiconductor element 30 side from the wall surface 827b of the dicing groove 827. Therefore, cracks, surface chipping, and spread of film peeling can be reliably ensured. Thus, the yield of the separated semiconductor device 70 can be improved, and the reliability of the separated semiconductor device 70 can be improved.
- the processing depth of the dicing groove 827 can be reduced.
- the processing time of the dicing groove 827 can be shortened, and the resist film thickness used in the processing of the dicing groove 827 can be reduced to reduce the processing cost.
- the protective film 426 is laminated on the surface of the groove portion 428, thereby forming the dicing groove 827.
- Two or more dielectric films may be laminated on the bottom surface of the dicing groove. That is, if the ratio of the total film thickness (T2) of the dielectric film on the bottom surface of the dicing groove to the film thickness (T1) of the GaN-based semiconductor film is 3.3 or less, the dielectric is formed so that the GaN-based semiconductor film is not exposed. A part of the film may be left, or a third dielectric film may be laminated on the protective film.
- the semiconductor wafer 501 of the seventh embodiment has a dielectric film 25 corresponding to the film thickness T1 of the GaN-based semiconductor film 24 with the shape change region 40 provided on the bottom surface 927a of the dicing groove 927.
- the semiconductor wafer 1 is different from the semiconductor wafer 1 of the first embodiment in that the ratio of the film thickness T2 is 3.3 or less.
- the same number is attached
- the largest film thickness of the dielectric film 25 is T2 in the highest portion of the shape change region 40, that is, the bottom surface 927a of the dicing groove 927.
- the shape change region 40 is provided on the bottom surface 927a on the element region 20 side of the dicing groove 927, and the GaN-based semiconductor film 24 is formed on the bottom surface 927a of the dicing groove 927.
- the ratio of the film thickness T2 of the dielectric film 25 to the film thickness T1 is 3.3 or less, and the end of the dicing groove 927 on the element region 20 side is located at the end of the dicing groove 927 in the width direction W. It is high. Thereby, the stress (crack) P14 generated near the interface between the GaN-based semiconductor film 24 and the dielectric film 225 can be directed in the direction of the arrow A14.
- the stress (crack) P15 generated near the interface between the Si substrate 23 and the GaN-based semiconductor film 24 generated when the dicing further proceeds can be directed in the direction of the arrow A15.
- stress generated during dicing, particularly blade dicing can be directed to the outside of the semiconductor wafer 501, a semiconductor that is separated into individual pieces by suppressing cracks, surface chipping, and film peeling that occur during dicing.
- the yield of the device 70 can be improved and the reliability of the semiconductor device 70 to be separated can be improved.
- dicing is performed on each of the semiconductor wafer 301 of the fifth embodiment and the semiconductor wafer 501 of the seventh embodiment where the bottom surfaces of the dicing grooves are substantially flat, and generation of interlayer cracks and surface chipping during blade dicing is performed. Examined.
- the surface chipping C and the interlayer crack P spreading from the cutting part 57 stop before the wall surface 727b of the dicing groove 727 and continue to the metal ring 22 during blade dicing. Did not reach.
- the surface chipping C and the interlayer cracks P that spread from the cutting portion 57 are formed in the dicing groove 927 during blade dicing. It stopped in front of the wall surface 927b and did not reach the metal ring 22. In particular, the interlayer crack P stopped before the wall surface 927b of the dicing groove 927 than the semiconductor wafer 301 of the fifth embodiment.
- the shape change region 40 is not limited to the case where the bottom surface 927a of the dicing groove 927 is configured to be higher than the central portion of the dicing groove 927 in the width direction W, but the central portion of the dicing groove in the width direction W. It may be configured to be lower.
- the semiconductor wafers 301, 401, 501 of the fifth to seventh embodiments can be separated into semiconductor devices 170, respectively, by the manufacturing method shown in the fourth embodiment.
- the HFET having a recess structure in which the ohmic electrode reaches the GaN layer has been described as the semiconductor element 30.
- the semiconductor element 30 may be an HFET in which ohmic electrodes to be a source electrode and a drain electrode are formed on an undoped AlGaN layer without forming a recess.
- the semiconductor element 30 is not limited to the HFET using the 2DEG layer 35 but may be a field effect transistor having another configuration.
- the semiconductor device is not limited to a normally-on type HFET, and may be a normally-off type semiconductor element.
- the field effect transistor is not limited to a Schottky electrode, and may be an insulated gate field effect transistor.
- the semiconductor wafers 1, 101, 201 of the present invention are A substrate 23; A GaN-based semiconductor film 24 stacked on the substrate 23; A plurality of element regions 20 having a semiconductor element 30 provided on the GaN-based semiconductor film 24 and a metal ring 22 provided on the GaN-based semiconductor film 24 and disposed so as to surround the semiconductor element 30.
- the inventor has intensively studied the suppression of cracks, surface chipping, and film peeling that occur during dicing of the semiconductor wafers 1, 101, 201 having the GaN-based semiconductor film 24 grown on the Si substrate 23, particularly during blade dicing.
- a dicing groove 27 is provided in the dielectric films 25, 125, and 225 so that the GaN-based semiconductor film 24 is not exposed, and the dicing groove 27 is further formed at the bottom surface 27a than the central portion in the width direction W of the dicing groove 27.
- the end portion of the dicing groove 27 on the element region 20 side is lower than the center portion in the width direction W of the dicing groove 27 on the bottom surface 27 a of the dicing groove 27. Higher or lower.
- stress generated during dicing can be directed to the outside of the semiconductor wafers 1, 101, 201 to suppress the spread of cracks, surface chipping, and film peeling, so that the yield of the separated semiconductor devices 70, 170 can be increased.
- the reliability of the separated semiconductor devices 70 and 170 can be improved.
- the dielectric films 125 and 225 are formed of a multilayer film having at least two layers.
- the present inventor makes the dielectric films 125 and 225 covering the bottom 27a of the dicing groove 27 in a multilayer structure, and makes the film thickness of each layer below a certain level, so that cracks, surface generated during dicing, particularly blade dicing, It has been found that the spread of chipping and film peeling can be greatly reduced.
- the entire film thickness of the dielectric films 125 and 225 is the same. Therefore, the film thickness of each layer is the same as that of the dielectric films 125 and 225. Compared to the case of forming with a layer, it becomes smaller. For this reason, the stress generated by dicing can be directed to the outside of the semiconductor wafers 101 and 201 at a position before the wall surface 27b of the dicing groove 27. As a result, cracks, surface chipping, and film peeling that occur during dicing can be reliably suppressed to improve the yield of the individual semiconductor devices 70 and 170, and the individual semiconductor devices 70 and 170 can be separated. Can improve the reliability.
- the semiconductor devices 70 and 170 of the present invention include Semiconductor devices 70, 170 separated from the semiconductor wafers 1, 101, 201, In the dicing region 21, at least a part of the dicing groove 27 is cut out so as to remain in the semiconductor devices 70 and 170.
- the semiconductor devices 70 and 170 having the above configuration since the shape of the bottom surface 27a on the element region 20 side of the dicing groove 27 is separated from the semiconductor wafers 1, 101 and 201 configured to change, the dicing is performed. Occasional cracks, surface chipping, and film peeling can be suppressed.
- a highly reliable semiconductor device 170 can be obtained without using laser dicing, which is expensive and has a problem of removing debris (evaporation residue). For this reason, the low-cost semiconductor device 170 can be manufactured in a short cut time.
- a method for manufacturing the semiconductor devices 70 and 170 of the present invention includes: Growing a GaN-based semiconductor film 24 on the substrate 23; An element region 20 having a plurality of semiconductor elements 30 and a metal ring 22 disposed so as to surround the semiconductor elements 30 is formed on the GaN-based semiconductor film 24, and dielectric films 25, 125, and 225 are formed.
- Laminating steps Forming a dicing region 21 having dicing grooves 27 provided in a lattice shape so as to partition the element region 20; Dicing the dicing groove 27 to cut out semiconductor devices 70 and 170 including the semiconductor element 30 and at least a part of the dicing groove 27; With In the dicing groove 27, the GaN-based semiconductor film 24 is not exposed at the bottom surface 27a of the dicing groove 27, and the element of the dicing groove 27 is more than the central portion in the width direction W of the dicing groove 27. It is characterized in that it is formed so that the end on the region 20 side becomes higher or lower.
- the dicing groove 27 is not exposed from the bottom surface 27a, and the dicing groove 27 is more than the central portion of the dicing groove 27 in the width direction W. Since the end of the dicing groove 27 on the element region 20 side is formed to be higher or lower, the stress generated by dicing can be directed to the outside of the semiconductor wafer 201.
- the GaN-based semiconductor film 24 is not exposed from the surface of the bottom surface of the dicing groove 27. For this reason, when testing the semiconductor element 30 in the wafer state, a breakdown voltage test or the like can be performed by applying a high voltage in the wafer state without destroying the semiconductor element 30.
- the semiconductor devices 70 and 170 are separated into pieces by blade dicing using a dicing blade.
- the cost is high, and the semiconductor devices 70 and 170 having a low cutting time and a low cost are obtained as compared with laser dicing in which removal of debris (evaporation residue) is a problem. Can be provided.
- the blade dicing is performed by step cut using one axis for cutting the GaN-based semiconductor film 24 and two axes for cutting the substrate 23.
- the load on the dicing blade during blade dicing can be reduced, and the occurrence of correlated cracks and surface chipping can be reduced.
- the semiconductor wafers 301, 401, 501 of the present invention are A substrate 23; A GaN-based semiconductor film 24 stacked on the substrate 23; A plurality of element regions 20 having a semiconductor element 30 provided on the GaN-based semiconductor film 24 and a metal ring 22 provided on the GaN-based semiconductor film 24 and disposed so as to surround the semiconductor element 30.
- a lattice is formed on the dielectric films 25, 26, 325, 425, and 426 without exposing the GaN-based semiconductor film 24 along the outer periphery of the metal ring 22 so as to partition the element region 20.
- the inventor has intensively studied the suppression of cracks, surface chipping, and film peeling that occur during dicing of the semiconductor wafers 301, 401, and 501 having the GaN-based semiconductor film 24 grown on the Si substrate 23, particularly during blade dicing.
- dicing grooves 727, 827, and 927 are provided in the dielectric films 25, 26, 325, 425, and 426 so that the GaN-based semiconductor film 24 is not exposed, and the bottom surfaces 727a of the dicing grooves 727, 827, and 927 are In 827a and 927a, the ratio of the total film thickness of the dielectric films 25, 26, 325, 425, and 426 to the film thickness of the GaN-based semiconductor film 24 is set to 3.3 or less, thereby generating cracks generated during blade dicing, It was discovered that the spread (width) of surface chipping and film peeling can be suppressed.
- the dielectric films 25, 26, 26, 227 a, 927 a with respect to the film thickness of the GaN-based semiconductor film 24 are formed on the bottom surfaces 727 a, 827 a, 927 a of the dicing grooves 727, 827, 927.
- the ratio of the total film thickness of 325, 425, 426 is 3.3 or less.
- the semiconductor device 70 with high reliability can be obtained without using laser dicing, which is expensive and has a problem of removing debris (evaporation residue). For this reason, the low-cost semiconductor device 70 can be manufactured in a short cut time.
- the dielectric films 425 and 426 include at least first and second dielectric films 425 and 426 stacked on the GaN-based semiconductor film 24,
- the dicing groove 827 penetrates the first dielectric film 425 to form a groove portion 428 through which the GaN-based semiconductor film 24 is exposed, and then at least the second dielectric film 426 is formed on the surface of the groove portion 428. It is formed by laminating.
- the inventor forms a groove 428 that penetrates the first dielectric film 425 and exposes the GaN-based semiconductor film 24, and then laminates at least the second dielectric film 426 on the surface of the groove 428.
- the dicing groove 827 it is possible to significantly reduce the spread of cracks, surface chipping and film peeling that occur during dicing, particularly during blade dicing.
- the stress generated by dicing can be directed to the outside of the semiconductor wafer 401 at a position before the wall surface 827 b of the dicing groove 827.
- cracks, surface chipping, and film peeling that occur during dicing can be reliably suppressed to improve the yield of the individual semiconductor devices 70 and 170, and the individual semiconductor devices 70 and 170 can be separated. Can improve the reliability.
- An end of the dicing groove 927 on the element region 20 side in the width direction of the bottom surface 927a is higher or lower than a center portion in the width direction of the dicing groove 927.
- the ratio of the total film thickness of the dielectric films 25 and 26 to the film thickness of the GaN-based semiconductor film 24 on the bottom surface 927a of the dicing groove 927 is 3.3 or less,
- the end of the dicing groove 927 on the element region 20 side is higher or lower than the central portion of the dicing groove 927 in the width direction W.
- the semiconductor devices 70 and 170 of the present invention include Semiconductor devices 70, 170 separated from the semiconductor wafers 301, 401, 501, In the dicing region 21, at least a part of the dicing grooves 727, 827, and 927 is cut out so as to remain in the semiconductor devices 70 and 170.
- the ratio of the total film thickness of the dielectric films 25, 26, 325, 425, and 426 to the film thickness of the GaN-based semiconductor film 24 is 3.3 or less. Since the configured semiconductor wafers 301, 401, and 501 are separated into individual pieces, the spread of cracks, surface chipping, and film peeling that occur during dicing can be suppressed.
- a method for manufacturing the semiconductor devices 70 and 170 of the present invention includes: Growing a GaN-based semiconductor film 24 on the substrate 23; An element region 20 having a plurality of semiconductor elements 30 and a metal ring 22 disposed so as to surround the semiconductor elements 30 is formed on the GaN-based semiconductor film 24, and at least one dielectric film 25, 26, 325, 425, 426, Forming a dicing region 21 having dicing grooves 727, 827, and 927 provided in a lattice shape so as to partition the element region 20; Dicing the dicing grooves 727, 827, 927 to cut out semiconductor devices 70, 170 including the semiconductor element 30 and at least a part of the dicing grooves 727, 827, 927; With The dicing grooves 727, 827, 927 are formed on the bottom surfaces 727a, 827a, 927a of the dicing grooves 727, 827, 927 without exposing the GaN-based semiconductor film 24, and the film thickness of the Ga
- the dicing grooves 727, 827, and 927 are not exposed to the GaN-based semiconductor film 24 from the bottom surfaces 727 a, 827 a, and 927 a, and the GaN-based semiconductor film 24 is formed. Since the ratio of the total film thickness of the dielectric films 25, 26, 325, 425, and 426 to the film thickness is 3.3 or less, the stress generated by dicing is applied to the semiconductor wafers 301, 401, and 501. Can be directed outside.
- the GaN-based semiconductor film 24 is not exposed from the surfaces of the bottom surfaces 727a, 827a, and 927a of the dicing grooves 727, 827, and 927. For this reason, when testing the semiconductor element 30 in the wafer state, a breakdown voltage test or the like can be performed by applying a high voltage in the wafer state without destroying the semiconductor element 30.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Mechanical Engineering (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Ceramic Engineering (AREA)
- Dicing (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
基板と、
上記基板上に積層されたGaN系半導体膜と、
上記GaN系半導体膜上に設けられた半導体素子と、上記GaN系半導体膜上に設けられると共に、上記半導体素子を囲むように配置された金属リングとを有する複数の素子領域と、
上記GaN系半導体膜上に積層された誘電体膜と、
上記誘電体膜上に開口すると共に、上記素子領域を区画するように上記金属リングの外周に沿って、上記誘電体膜を貫通することなく格子状に設けられたダイシング溝を有するダイシング領域と、
を備え、
上記ダイシング溝の底面において、上記ダイシング溝の幅方向の中央部よりも、上記ダイシング溝の上記素子領域側の端部が高くなり、または、低くなっていることを特徴としている。
上記半導体ウェハから個片化された半導体装置であって、
上記ダイシング領域のうち、上記ダイシング溝の少なくとも一部が、上記半導体装置に残されるよう切り出されたことを特徴としている。
基板上にGaN系半導体膜を成長させる工程と、
上記GaN系半導体膜上に、複数の半導体素子と、この半導体素子を囲むように配置される金属リングとを有する素子領域を形成すると共に、誘電体膜を積層する工程と、
上記素子領域を区画するように格子状に設けられるダイシング溝を有するダイシング領域を形成する工程と、
上記ダイシング溝をダイシングして、上記半導体素子と上記ダイシング溝の少なくとも一部とを含む半導体装置を切り出す工程と、
を備え、
上記ダイシング溝が、上記ダイシング溝の底面において、上記GaN系半導体膜が露出することなく、かつ、上記ダイシング溝の幅方向の中央部よりも、上記ダイシング溝の上記素子領域側の端部が高くなり、または、低くなるように形成されることを特徴としている。
本発明の第1実施形態の半導体ウェハ1は、図1,図2に示すように、複数の素子領域20と、この素子領域20を区画するように格子状に設けられたダイシング領域21とを備えている。この素子領域20内には、半導体素子30(回路部)と、半導体素子30上に設けられたボンディングパッド14と、半導体素子30を囲うように設けられた金属リング22とが、各々設けられている。この半導体素子30は、GaN系HFET(Hetero-junction Field Effect Transistor;ヘテロ接合電界効果トランジスタ)である。
第2実施形態の半導体ウェハ101は、図15に示すように、第1実施形態における半導体ウェハ1の誘電体膜25を第1,第2の誘電体膜49,50からなる2層の多膜層で構成したものである。なお、上記第1実施形態と同一の構成部には同一番号を付しており、第1実施形態の説明を援用する。
第3実施形態の半導体ウェハ201は、図示していないが、第2実施形態における誘電体膜125をさらに多層化した誘電体膜225で構成したものである。なお、上記第1,第2実施形態と同一の構成部には同一番号を付しており、第1,第2実施形態の説明を援用する。
第4実施形態の半導体装置170は、上記第3実施形態の半導体ウェハ201から個片化されたものであり、図20に示すように、半導体素子30と、半導体素子30上に設けられたボンディングパッド14と、半導体素子30を囲うように設けられた金属リング22と、を備えている。なお、上記第1~第3実施形態と同一の構成部には同一番号を付しており、第1~第3実施形態の説明を援用する。
本発明の第5実施形態の半導体ウェハ301は、図36に示すように、ダイシング溝727の底面727aにおいて、誘電体膜325に形状変化領域を設けずに、GaN系半導体膜24の膜厚T1に対する誘電体膜325の膜厚T2の比が3.3以下になるように形成されている点で、第1実施形態の半導体ウェハ1と異なっている。なお、上記第1実施形態と同一の構成部には同一番号を付しており、第1実施形態の説明を援用する。
第6実施形態の半導体ウェハ401は、図40に示すように、第1の誘電体膜としての誘電体膜425にGaN系半導体膜24が露出する溝部428を形成した後、この溝部428の表面上に第2の誘電体膜としての保護膜426を積層させて、ダイシング溝827を形成した点で、第5実施形態の半導体ウェハ301と異なっている。なお、上記第1実施形態と同一の構成部には同一番号を付しており、第1実施形態の説明を援用する。
第7実施形態の半導体ウェハ501は、図42に示すように、ダイシング溝927の底面927aにおいて、形状変化領域40を設けた状態で、GaN系半導体膜24の膜厚T1に対する誘電体膜25の膜厚T2の比が3.3以下になるように形成されている点で、第1実施形態の半導体ウェハ1と異なっている。なお、上記第1実施形態と同一の構成部には同一番号を付しており、第1実施形態の説明を援用する。
基板23と、
上記基板23上に積層されたGaN系半導体膜24と、
上記GaN系半導体膜24上に設けられた半導体素子30と、上記GaN系半導体膜24上に設けられると共に、上記半導体素子30を囲むように配置された金属リング22とを有する複数の素子領域20と、
上記GaN系半導体膜24上に積層された誘電体膜25,125,225と、
上記誘電体膜25,125,225上に開口すると共に、上記素子領域20を区画するように上記金属リング22の外周に沿って、上記誘電体膜25,125,225を貫通することなく格子状に設けられたダイシング溝27を有するダイシング領域21と、
を備え、
上記ダイシング溝27の底面27aにおいて、上記ダイシング溝27の幅方向Wの中央部よりも、上記ダイシング溝27の上記素子領域20側の端部が高くなり、または、低くなっていることを特徴としている。
上記誘電体膜125,225が、少なくとも2層以上の多層膜で構成されている。
上記半導体ウェハ1,101,201から個片化された半導体装置70,170であって、
上記ダイシング領域21のうち、上記ダイシング溝27の少なくとも一部が、上記半導体装置70,170に残されるよう切り出されたことを特徴としている。
基板23上にGaN系半導体膜24を成長させる工程と、
上記GaN系半導体膜24上に、複数の半導体素子30と、この半導体素子30を囲むように配置される金属リング22とを有する素子領域20を形成すると共に、誘電体膜25,125,225を積層する工程と、
上記素子領域20を区画するように格子状に設けられるダイシング溝27を有するダイシング領域21を形成する工程と、
上記ダイシング溝27をダイシングして、上記半導体素子30と上記ダイシング溝27の少なくとも一部とを含む半導体装置70,170を切り出す工程と、
を備え、
上記ダイシング溝27が、上記ダイシング溝27の底面27aにおいて、上記GaN系半導体膜24が露出することなく、かつ、上記ダイシング溝27の幅方向Wの中央部よりも、上記ダイシング溝27の上記素子領域20側の端部が高くなり、または、低くなるように形成されることを特徴としている。
ダイシングブレードを用いるブレードダイシングによって、上記半導体装置70,170を個片化する。
上記ブレードダイシングが、上記GaN系半導体膜24を切断する1軸と、上記基板23を切断する2軸とを用いたステップカットにより行われる。
基板23と、
上記基板23上に積層されたGaN系半導体膜24と、
上記GaN系半導体膜24上に設けられた半導体素子30と、上記GaN系半導体膜24上に設けられると共に、上記半導体素子30を囲むように配置された金属リング22とを有する複数の素子領域20と、
上記GaN系半導体膜24上に積層された少なくとも1層の誘電体膜25,26,325,425,426と、
上記誘電体膜25,26,325,425,426上に開口すると共に、上記素子領域20を区画するように上記金属リング22の外周に沿って、上記GaN系半導体膜24を露出させることなく格子状に設けられたダイシング溝727,827,927を有するダイシング領域21と、
を備え、
上記ダイシング溝727,827,927の底面727a,827a,927aにおいて、上記GaN系半導体膜24の膜厚に対する上記誘電体膜25,26,325,425,426の総膜厚の比が、3.3以下であることを特徴としている。
上記誘電体膜425,426が、上記GaN系半導体膜24上に積層された第1,第2の誘電体膜425,426を少なくとも含み、
上記ダイシング溝827が、上記第1の誘電体膜425を貫通し上記GaN系半導体膜24が露出する溝部428を形成した後、この溝部428の表面上に少なくとも上記第2の誘電体膜426を積層させることにより形成されている。
上記ダイシング溝927の底面927aの幅方向の上記素子領域20側の端部が、上記ダイシング溝927の幅方向の中央部よりも高くなり、または、低くなっている。
上記半導体ウェハ301,401,501から個片化された半導体装置70,170であって、
上記ダイシング領域21のうち、上記ダイシング溝727,827,927の少なくとも一部が、上記半導体装置70,170に残されるよう切り出されたことを特徴としている。
基板23上にGaN系半導体膜24を成長させる工程と、
上記GaN系半導体膜24上に、複数の半導体素子30と、この半導体素子30を囲むように配置される金属リング22とを有する素子領域20を形成すると共に、少なくとも1層の誘電体膜25,26,325,425,426を積層する工程と、
上記素子領域20を区画するように格子状に設けられるダイシング溝727,827,927を有するダイシング領域21を形成する工程と、
上記ダイシング溝727,827,927をダイシングして、上記半導体素子30と上記ダイシング溝727,827,927の少なくとも一部とを含む半導体装置70,170を切り出す工程と、
を備え、
上記ダイシング溝727,827,927が、上記ダイシング溝727,827,927の底面727a,827a,927aにおいて、上記GaN系半導体膜24が露出することなく、かつ、上記GaN系半導体膜24の膜厚に対する上記誘電体膜25,26,325,425,426の総膜厚の比が、3.3以下になるように形成されることを特徴としている。
14 ボンディングパッド
20 素子領域
21 ダイシング領域
22 金属リング
23 基板
24 GaN系半導体膜
25,125,225,325,425 誘電体膜
26,126,426,526 保護膜
27,727,827,927 ダイシング溝
27a,327a,427a,527a,727a,827a,927a 底面
27b 壁面
30 半導体素子
31 ソース電極
32 ドレイン電極
33 ゲート電極
34 ビア
35 2DEG層
36 素子分離溝
40,340,440,540 形状変化領域
70,170 半導体装置
428 溝部
Claims (10)
- 基板(23)と、
上記基板(23)上に積層されたGaN系半導体膜(24)と、
上記GaN系半導体膜(24)上に設けられた半導体素子(30)と、上記GaN系半導体膜(24)上に設けられると共に、上記半導体素子(30)を囲むように配置された金属リング(22)とを有する複数の素子領域(20)と、
上記GaN系半導体膜(24)上に積層された誘電体膜(25,125,225)と、
上記誘電体膜(25,125,225)上に開口すると共に、上記素子領域(20)を区画するように上記金属リング(22)の外周に沿って、上記誘電体膜(25,125,225)を貫通することなく格子状に設けられたダイシング溝(27)を有するダイシング領域(21)と、
を備え、
上記ダイシング溝(27)の底面において、上記ダイシング溝(27)の幅方向の中央部よりも、上記ダイシング溝(27)の上記素子領域(20)側の端部が高くなり、または、低くなっていることを特徴とする半導体ウェハ。 - 請求項1に記載の半導体ウェハにおいて、
上記誘電体膜(125,225)が、少なくとも2層以上の多層膜で構成されていることを特徴とする半導体ウェハ。 - 請求項1または2に記載の半導体ウェハから個片化された半導体装置であって、
上記ダイシング領域(21)のうち、上記ダイシング溝(27)の少なくとも一部が、上記半導体装置に残されるよう切り出されたことを特徴とする半導体装置。 - 基板(23)上にGaN系半導体膜(24)を成長させる工程と、
上記GaN系半導体膜(24)上に、複数の半導体素子(30)と、この半導体素子(30)を囲むように配置される金属リング(22)とを有する素子領域(20)を形成すると共に、誘電体膜(25,125,225)を積層する工程と、
上記素子領域(20)を区画するように格子状に設けられるダイシング溝(27)を有するダイシング領域(21)を形成する工程と、
上記ダイシング溝(27)をダイシングして、上記半導体素子(30)と上記ダイシング溝(27)の少なくとも一部とを含む半導体装置(70,170)を切り出す工程と、
を備え、
上記ダイシング溝(27)が、上記ダイシング溝(27)の底面において、上記GaN系半導体膜(24)が露出することなく、かつ、上記ダイシング溝(27)の幅方向の中央部よりも、上記ダイシング溝(27)の上記素子領域(20)側の端部が高くなり、または、低くなるように形成されることを特徴とする半導体装置の製造方法。 - 請求項4に記載の半導体装置の製造方法において、
ダイシングブレードを用いるブレードダイシングによって、上記半導体装置(70,170)を個片化することを特徴とする半導体装置の製造方法。 - 基板(23)と、
上記基板(23)上に積層されたGaN系半導体膜(24)と、
上記GaN系半導体膜(24)上に設けられた半導体素子(30)と、上記GaN系半導体膜(24)上に設けられると共に、上記半導体素子(30)を囲むように配置された金属リング(22)とを有する複数の素子領域(20)と、
上記GaN系半導体膜(24)上に積層された少なくとも1層の誘電体膜(25,26,325,425,426)と、
上記誘電体膜(25,26,325,425,426)上に開口すると共に、上記素子領域(20)を区画するように上記金属リング(22)の外周に沿って、上記GaN系半導体膜(24)を露出させることなく格子状に設けられたダイシング溝(727,827,927)を有するダイシング領域(21)と、
を備え、
上記ダイシング溝(727,827,927)の底面(727a,827a,927a)において、上記GaN系半導体膜(24)の膜厚に対する上記誘電体膜(25,26,325,425,426)の総膜厚の比が、3.3以下であることを特徴とする半導体ウェハ。 - 請求項6に記載の半導体ウェハにおいて、
上記誘電体膜(425,426)が、上記GaN系半導体膜(24)上に積層された第1,第2の誘電体膜(425,426)を少なくとも含み、
上記ダイシング溝(827)が、上記第1の誘電体膜(425)を貫通し上記GaN系半導体膜(24)が露出する溝部(428)を形成した後、この溝部(428)の表面上に少なくとも上記第2の誘電体膜(426)を積層させることにより形成されていることを特徴とする半導体ウェハ。 - 請求項6または7に記載の半導体ウェハにおいて、
上記ダイシング溝(727,827,927)の底面(727a,827a,927a)の幅方向の上記素子領域(20)側の端部が、上記ダイシング溝(727,827,927)の幅方向の中央部よりも高くなり、または、低くなっていることを特徴とする半導体ウェハ。 - 請求項6から8のいずれか1つに記載の半導体ウェハから個片化された半導体装置(70,170)であって、
上記ダイシング領域(21)のうち、上記ダイシング溝(727,827,927)の少なくとも一部が、上記半導体装置(70,170)に残されるよう切り出されたことを特徴とする半導体装置。 - 基板(23)上にGaN系半導体膜(24)を成長させる工程と、
上記GaN系半導体膜(24)上に、複数の半導体素子(30)と、この半導体素子(30)を囲むように配置される金属リング(22)とを有する素子領域(20)を形成すると共に、少なくとも1層の誘電体膜(25,26,325,425,426)を積層する工程と、
上記素子領域(20)を区画するように格子状に設けられるダイシング溝(727,827,927)を有するダイシング領域(21)を形成する工程と、
上記ダイシング溝(727,827,927)をダイシングして、上記半導体素子(30)と上記ダイシング溝(27)の少なくとも一部とを含む半導体装置(70,170)を切り出す工程と、
を備え、
上記ダイシング溝(727,827,927)が、上記ダイシング溝(727,827,927)の底面(727a,827a,927a)において、上記GaN系半導体膜(24)が露出することなく、かつ、上記GaN系半導体膜(24)の膜厚に対する上記誘電体膜(25,26,325,425,426)の総膜厚の比が、3.3以下になるように形成されることを特徴とする半導体装置の製造方法。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201580025673.5A CN106415794B (zh) | 2014-05-19 | 2015-04-30 | 半导体晶片、由半导体晶片单片化而得的半导体器件和半导体器件的制造方法 |
US15/125,764 US9917011B2 (en) | 2014-05-19 | 2015-04-30 | Semiconductor wafer, semiconductor device diced from semiconductor wafer, and method for manufacturing semiconductor device |
JP2016521017A JP6190953B2 (ja) | 2014-05-19 | 2015-04-30 | 半導体ウェハ、半導体ウェハから個片化された半導体装置および半導体装置の製造方法 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014103572 | 2014-05-19 | ||
JP2014-103572 | 2014-05-19 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2015178188A1 true WO2015178188A1 (ja) | 2015-11-26 |
Family
ID=54553862
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2015/063014 WO2015178188A1 (ja) | 2014-05-19 | 2015-04-30 | 半導体ウェハ、半導体ウェハから個片化された半導体装置および半導体装置の製造方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US9917011B2 (ja) |
JP (1) | JP6190953B2 (ja) |
CN (1) | CN106415794B (ja) |
WO (1) | WO2015178188A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2023036754A (ja) * | 2015-08-31 | 2023-03-14 | 株式会社半導体エネルギー研究所 | 半導体装置 |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107180790B (zh) * | 2017-06-29 | 2020-07-17 | 华进半导体封装先导技术研发中心有限公司 | 一种晶圆切割时间计算方法及装置 |
JP7240149B2 (ja) * | 2018-08-29 | 2023-03-15 | キオクシア株式会社 | 半導体装置 |
KR102571558B1 (ko) | 2018-09-17 | 2023-08-29 | 삼성전자주식회사 | 반도체 장치 |
CN111834332B (zh) * | 2019-04-16 | 2022-11-01 | 中芯国际集成电路制造(上海)有限公司 | 半导体结构及其形成方法 |
US20230013188A1 (en) * | 2021-07-15 | 2023-01-19 | Navitas Semiconductor Limited | System and methods for singulation of gan-on-silicon wafers |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56103447A (en) * | 1980-01-22 | 1981-08-18 | Toshiba Corp | Dicing method of semiconductor wafer |
JPH07142763A (ja) * | 1993-11-17 | 1995-06-02 | Nichia Chem Ind Ltd | 窒化ガリウム系化合物半導体チップの製造方法 |
US20070205490A1 (en) * | 2003-12-05 | 2007-09-06 | Showa Denko K.K. | Method for Production of Semiconductor Chip, and Semiconductor Chip |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7265032B2 (en) * | 2003-09-30 | 2007-09-04 | Intel Corporation | Protective layer during scribing |
JP2006222258A (ja) | 2005-02-10 | 2006-08-24 | Toshiba Corp | 半導体ウエハと半導体素子およびその製造方法 |
JP2009081428A (ja) * | 2007-09-03 | 2009-04-16 | Rohm Co Ltd | 半導体発光素子およびその製造方法 |
JP5503113B2 (ja) * | 2008-05-08 | 2014-05-28 | 古河電気工業株式会社 | 半導体装置、ウエハ構造体および半導体装置の製造方法 |
JP4873001B2 (ja) * | 2008-12-10 | 2012-02-08 | ソニー株式会社 | 固体撮像装置とその製造方法、電子機器並びに半導体装置 |
JP2010263145A (ja) * | 2009-05-11 | 2010-11-18 | Panasonic Corp | 半導体装置及びその製造方法 |
-
2015
- 2015-04-30 US US15/125,764 patent/US9917011B2/en active Active
- 2015-04-30 JP JP2016521017A patent/JP6190953B2/ja active Active
- 2015-04-30 WO PCT/JP2015/063014 patent/WO2015178188A1/ja active Application Filing
- 2015-04-30 CN CN201580025673.5A patent/CN106415794B/zh active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56103447A (en) * | 1980-01-22 | 1981-08-18 | Toshiba Corp | Dicing method of semiconductor wafer |
JPH07142763A (ja) * | 1993-11-17 | 1995-06-02 | Nichia Chem Ind Ltd | 窒化ガリウム系化合物半導体チップの製造方法 |
US20070205490A1 (en) * | 2003-12-05 | 2007-09-06 | Showa Denko K.K. | Method for Production of Semiconductor Chip, and Semiconductor Chip |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2023036754A (ja) * | 2015-08-31 | 2023-03-14 | 株式会社半導体エネルギー研究所 | 半導体装置 |
Also Published As
Publication number | Publication date |
---|---|
US20170005001A1 (en) | 2017-01-05 |
JP6190953B2 (ja) | 2017-08-30 |
CN106415794B (zh) | 2019-03-01 |
JPWO2015178188A1 (ja) | 2017-04-20 |
US9917011B2 (en) | 2018-03-13 |
CN106415794A (zh) | 2017-02-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6190953B2 (ja) | 半導体ウェハ、半導体ウェハから個片化された半導体装置および半導体装置の製造方法 | |
JP6214172B2 (ja) | 高電子移動度トランジスタ及びその製造方法 | |
US8395241B2 (en) | Through silicon via guard ring | |
US20160204071A1 (en) | Semiconductor die and die cutting method | |
US9972580B2 (en) | Semiconductor package and method for fabricating the same | |
US11062969B2 (en) | Wafer level chip scale package structure and manufacturing method thereof | |
TW201628085A (zh) | 半導體裝置及其製造方法 | |
US10964595B2 (en) | Method for singulating packaged integrated circuits and resulting structures | |
US9966311B2 (en) | Semiconductor device manufacturing method | |
TW201535469A (zh) | 用於形成微帶傳輸線於薄矽晶絕緣體晶片上的方法及結構 | |
US20220246475A1 (en) | Component and Method of Manufacturing a Component Using an Ultrathin Carrier | |
JP6100396B2 (ja) | 半導体素子の製造方法および半導体素子 | |
US9269676B2 (en) | Through silicon via guard ring | |
KR20140018226A (ko) | 사전 절단 웨이퍼가 도포된 언더필 필름 | |
JP2015032661A (ja) | 半導体装置とその製造方法および半導体装置の実装方法 | |
CN107251201A (zh) | 半导体装置的制造方法 | |
US20170179222A1 (en) | Semiconductor device | |
US20150004752A1 (en) | Semiconductor package, semiconductor substrate, semiconductor structure and fabrication method thereof | |
JP2018060885A (ja) | 半導体装置の製造方法 | |
KR100883864B1 (ko) | 반도체 소자의 제조 방법 | |
JP3663100B2 (ja) | 半導体装置およびその製造方法、並びに、無線通信システム | |
JP2018046306A (ja) | 半導体装置とその製造方法 | |
JP2009295766A (ja) | 半導体装置の製造方法 | |
JP2014078619A (ja) | 半導体装置の製造方法 | |
JP2012069874A (ja) | 半導体基板製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 15796171 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2016521017 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 15125764 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 15796171 Country of ref document: EP Kind code of ref document: A1 |