WO2011071547A1 - Eléments de traitement analogiques dans une somme de produits - Google Patents

Eléments de traitement analogiques dans une somme de produits Download PDF

Info

Publication number
WO2011071547A1
WO2011071547A1 PCT/US2010/020157 US2010020157W WO2011071547A1 WO 2011071547 A1 WO2011071547 A1 WO 2011071547A1 US 2010020157 W US2010020157 W US 2010020157W WO 2011071547 A1 WO2011071547 A1 WO 2011071547A1
Authority
WO
WIPO (PCT)
Prior art keywords
copies
cell
product outputs
analog product
partial products
Prior art date
Application number
PCT/US2010/020157
Other languages
English (en)
Inventor
Andrew Martin Mallinson
Original Assignee
Ess Technology, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ess Technology, Inc. filed Critical Ess Technology, Inc.
Priority to US12/683,119 priority Critical patent/US20110140757A1/en
Publication of WO2011071547A1 publication Critical patent/WO2011071547A1/fr

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06GANALOGUE COMPUTERS
    • G06G7/00Devices in which the computing operation is performed by varying electric or magnetic quantities
    • G06G7/12Arrangements for performing computing operations, e.g. operational amplifiers
    • G06G7/19Arrangements for performing computing operations, e.g. operational amplifiers for forming integrals of products, e.g. Fourier integrals, Laplace integrals, correlation integrals; for analysis or synthesis of functions using orthogonal functions
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06GANALOGUE COMPUTERS
    • G06G7/00Devices in which the computing operation is performed by varying electric or magnetic quantities
    • G06G7/12Arrangements for performing computing operations, e.g. operational amplifiers
    • G06G7/14Arrangements for performing computing operations, e.g. operational amplifiers for addition or subtraction 

Definitions

  • Figure 7 shows a circuit diagram of multiple instances of the differential output voltage R-2R DACs of Figure 6, with the outputs connected in parallel.
  • One embodiment removes the DAC. It is not a DAC if there is no digital input. It is also not a DAC if the arrangement of resistors or the switches is not one of the known forms of analog to digital converter. Another embodiment has a circuit with a novel R-2R DAC.

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

L'invention concerne un traitement analogique d'une somme de produits.
PCT/US2010/020157 2009-12-11 2010-01-05 Eléments de traitement analogiques dans une somme de produits WO2011071547A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/683,119 US20110140757A1 (en) 2009-12-11 2010-01-06 Analog Processing Elements In A Sum of Products

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US28586809P 2009-12-11 2009-12-11
US61/285,868 2009-12-11

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/683,119 Continuation US20110140757A1 (en) 2009-12-11 2010-01-06 Analog Processing Elements In A Sum of Products

Publications (1)

Publication Number Publication Date
WO2011071547A1 true WO2011071547A1 (fr) 2011-06-16

Family

ID=44145842

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2010/020157 WO2011071547A1 (fr) 2009-12-11 2010-01-05 Eléments de traitement analogiques dans une somme de produits

Country Status (2)

Country Link
US (1) US20110140757A1 (fr)
WO (1) WO2011071547A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112639797A (zh) * 2018-10-11 2021-04-09 Tdk株式会社 积和运算器、逻辑运算器件、神经形态器件及积和运算方法

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2013067465A1 (fr) 2011-11-04 2013-05-10 Ess Technology, Inc. Conversion descendante de multiples canaux rf
WO2017026989A1 (fr) 2015-08-07 2017-02-16 Hewlett Packard Enterprise Development Lp Réseaux crossbar pour le calcul de multiplication de matrices
US20170126196A1 (en) * 2015-11-02 2017-05-04 Ess Technology, Inc. Low Noise Audio Rendering Circuit
EP3751409B1 (fr) * 2019-06-12 2024-02-28 Nokia Technologies Oy Circuits intégrés

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6035320A (en) * 1995-01-04 2000-03-07 Texas Instruments Incorporated Fir filter architecture
US20020163454A1 (en) * 2001-05-03 2002-11-07 Hrl Laboratories, Llc Photonic parallel analog-to-digital converter
US20050114426A1 (en) * 2003-11-21 2005-05-26 Xiaofeng Lin Filtering, equalization, and power estimation for enabling higher speed signal transmission
US7028070B2 (en) * 2001-01-29 2006-04-11 Ess Technology, Inc. High speed filter

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4120035A (en) * 1977-08-16 1978-10-10 International Business Machines Corporation Electrically reprogrammable transversal filter using charge coupled devices
US4475170A (en) * 1981-10-29 1984-10-02 American Microsystems, Inc. Programmable transversal filter
US6337648B1 (en) * 1998-11-25 2002-01-08 Texas Instruments Inc. MOS transistor digital-to-analog converter
US6829311B1 (en) * 2000-09-19 2004-12-07 Kaben Research Inc. Complex valued delta sigma phase locked loop demodulator
US6975261B1 (en) * 2004-07-28 2005-12-13 Intersil America's Inc. High accuracy digital to analog converter using parallel P and N type resistor ladders
US8188754B2 (en) * 2009-07-15 2012-05-29 Maxim Integrated Products, Inc. Method and apparatus for sensing capacitance value and converting it into digital format

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6035320A (en) * 1995-01-04 2000-03-07 Texas Instruments Incorporated Fir filter architecture
US7028070B2 (en) * 2001-01-29 2006-04-11 Ess Technology, Inc. High speed filter
US20020163454A1 (en) * 2001-05-03 2002-11-07 Hrl Laboratories, Llc Photonic parallel analog-to-digital converter
US20050114426A1 (en) * 2003-11-21 2005-05-26 Xiaofeng Lin Filtering, equalization, and power estimation for enabling higher speed signal transmission

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112639797A (zh) * 2018-10-11 2021-04-09 Tdk株式会社 积和运算器、逻辑运算器件、神经形态器件及积和运算方法

Also Published As

Publication number Publication date
US20110140757A1 (en) 2011-06-16

Similar Documents

Publication Publication Date Title
US5563819A (en) Fast high precision discrete-time analog finite impulse response filter
Longa et al. Area-efficient FIR filter design on FPGAs using distributed arithmetic
US20110140757A1 (en) Analog Processing Elements In A Sum of Products
US20020019925A1 (en) Field programmable processor using dedicated arithmetic fixed function processing elements
US9490774B2 (en) Channel select filter apparatus and method
WO1998045946A1 (fr) Groupement de condensateurs a capacite reglable par l'utilisateur et ajustable par le fabricant et procede correspondant
WO1996025793A1 (fr) Combinaison de convertisseur a/n et de filtre rif a division de courant actif et son procede
EP1738466A1 (fr) Convertisseurs numerique analogique
CN102223148B (zh) Ad转换器
KR101827779B1 (ko) 디지털-아날로그 변환기와 아날로그-디지털 변환기를 이용한 비트 직렬 곱셈누적 연산기
US6429798B1 (en) Combined transmit filter and D-to-A converter
KR20090031184A (ko) 디지털 투 아날로그 컨버터
WO2000077929A1 (fr) Condensateurs commutes
Parodi et al. Synthesis of multiport resistors with piecewise‐linear characteristics: a mixed‐signal architecture
CN111106832B (zh) Dac电路结构和电阻分压式dac
US5440605A (en) Multiplication circuit
US20130015995A1 (en) Impedance network for producing a weighted sum of inputs
JP4242973B2 (ja) 逐次比較型adコンバータ及びそれを組み込んだマイクロコンピュータ
US7793013B1 (en) High-speed FIR filters in FPGAs
CN103081034B (zh) 具有两个电阻性臂上的独立控制的数字电位计
JP2011024190A (ja) 分解能の低コストでの改善および低雑音信号の雑音の低減
US6844838B2 (en) Digital to analog converter having a low power semi-analog finite impulse response circuit
KR20010078256A (ko) 디지털 아날로그 변환기
CN116032288A (zh) 一种多位并行二进制的原/补码dac转换装置
CN115225098A (zh) 多电平信号发射器与传输多电平信号的方法

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 10836331

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 10836331

Country of ref document: EP

Kind code of ref document: A1