WO2010150562A1 - 液晶表示装置及びその駆動方法 - Google Patents
液晶表示装置及びその駆動方法 Download PDFInfo
- Publication number
- WO2010150562A1 WO2010150562A1 PCT/JP2010/051026 JP2010051026W WO2010150562A1 WO 2010150562 A1 WO2010150562 A1 WO 2010150562A1 JP 2010051026 W JP2010051026 W JP 2010051026W WO 2010150562 A1 WO2010150562 A1 WO 2010150562A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- liquid crystal
- display device
- crystal display
- voltage
- common voltage
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3614—Control of polarity reversal in general
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
- G09G3/3655—Details of drivers for counter electrodes, e.g. common electrodes for pixel capacitors or supplementary storage capacitors
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0202—Addressing of scan or signal lines
- G09G2310/0205—Simultaneous scanning of several lines in flat panels
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0243—Details of the generation of driving signals
- G09G2310/0251—Precharge or discharge of pixel before applying new pixel voltage
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0283—Arrangement of drivers for different directions of scanning
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/06—Details of flat display driving waveforms
- G09G2310/067—Special waveforms for scanning, where no circuit details of the gate driver are given
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0247—Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/04—Maintaining the quality of display appearance
- G09G2320/043—Preventing or counteracting the effects of ageing
- G09G2320/046—Dealing with screen burn-in prevention or compensation of the effects thereof
Definitions
- the present invention relates to a liquid crystal display device, and more particularly, to a liquid crystal display device that performs preliminary charging of a pixel capacity.
- FIG. 13 is a timing chart showing changes in the voltages of the scanning lines and the data lines in the liquid crystal display device that performs preliminary charging.
- the pixel circuit connected to the scanning line Gi and the data line Sj is referred to as P (i, j), and the scanning line voltage is controlled to a high level during the scanning line selection period.
- the period from time T1 to time T3 is the selection period of the scanning line Gi-1.
- the voltage of the scanning line Gi changes to a high level at time T2 within the selection period of the scanning line Gi-1.
- the voltage in the pixel circuit P (i ⁇ 1, j) is applied by the voltage (voltage corresponding to the video data D (i ⁇ 1, j)) applied to the data line Sj from time T2 to time T3.
- the capacitor is charged, and the capacitor in the pixel circuit P (i, j) is preliminarily charged.
- the liquid crystal display device it may be necessary to switch the selection order of scanning lines (hereinafter referred to as a scanning direction).
- a scanning direction For example, when using a liquid crystal display device, the same type of liquid crystal display device is installed upside down with respect to a certain direction, or a normal image and an upside down image are switched and displayed on the liquid crystal screen of a portable electronic device. There are cases. According to the liquid crystal display device having the function of switching the scan direction, it is possible to easily cope with such a case by simply switching the scan direction with the liquid crystal display device without inputting the video signal in the reverse order.
- Patent Document 1 describes a display device that reduces flicker and image sticking by applying an optimum counter voltage to the counter electrode in accordance with changes in ambient temperature and external light intensity. ing.
- a function for switching the scan direction without adding any special measures to a liquid crystal display device that performs preliminary charging is added, there is a problem that flicker or burn-in occurs on the display screen.
- the reason for the liquid crystal display device including the pixel circuit shown in FIG. 14 will be described.
- a node to which a drain electrode of a TFT (Thin FilmTransistor) 1 is connected is referred to as N.
- a parasitic capacitance 4 exists between the node N and the scanning line Gi
- a parasitic capacitance 5 exists between the node N and the scanning line Gi + 1.
- Equation (1) Clc is the capacitance value of the liquid crystal capacitor 2
- Ccs is the capacitance value of the auxiliary capacitor 3
- Cgd1 is the capacitance value of the parasitic capacitor 4
- Cgd2 is the capacitance value of the parasitic capacitor 5
- VGH is applied to the scanning line.
- the high level voltage VGL is a low level voltage applied to the scanning line.
- an object of the present invention is to prevent flicker, burn-in, and the like in a liquid crystal display device having a function of performing preliminary charging and switching a scanning direction.
- a first aspect of the present invention is a liquid crystal display device that performs preliminary charging,
- a liquid crystal panel including a plurality of scanning lines, a plurality of data lines, a plurality of pixel circuits, and a common electrode;
- a scanning line driving circuit for selecting the scanning lines in a designated direction according to an arrangement order;
- a data line driving circuit for applying a voltage corresponding to a video signal to the data line;
- a common voltage generation circuit for generating a common voltage to be applied to the common electrode,
- the scanning line driving circuit overlaps a part of the scanning line selection period for precharging,
- the common voltage generation circuit switches the level of the common voltage according to the selection order of the scanning lines.
- the common voltage generation circuit generates a plurality of voltages whose levels can be adjusted independently, and outputs one voltage as the common voltage in accordance with a selection order of the scanning lines from the generated voltages. .
- the common voltage generation circuit includes a D / A converter that outputs an analog voltage corresponding to an input digital value as the common voltage.
- the data line driving circuit applies a voltage having a different polarity for each data line to the data line.
- the pixel circuits are classified into a plurality of types according to display colors, The same kind of pixel circuits are arranged in the extending direction of the scanning lines.
- a sixth aspect of the present invention is a driving method of a liquid crystal display device including a liquid crystal panel having a plurality of scanning lines, a plurality of data lines, a plurality of pixel circuits, and a common electrode, Selecting the scan lines in a specified direction according to an arrangement order; Applying a voltage according to a video signal to the data line; Generating a common voltage to be applied to the common electrode, The step of selecting the scanning line overlaps a part of the selection period of the scanning line for precharging, The step of generating the common voltage is characterized in that the level of the common voltage is switched according to the selection order of the scanning lines.
- the common voltage level is switched according to the scanning line selection order, so that the common electrode is always optimal for the common electrode of the liquid crystal panel regardless of the scanning line selection order.
- a voltage can be applied. Therefore, flickering or burn-in can be prevented in a liquid crystal display device having a function of performing preliminary charging and switching the selection order of scanning lines.
- an optimal common voltage is generated in accordance with the characteristics of the liquid crystal panel, and flicker and Burn-in and the like can be prevented.
- the digital value input to the D / A converter can be changed to match the characteristics of the liquid crystal panel.
- An optimal common voltage can be generated, and flickering and burn-in can be prevented.
- precharging is performed by overlapping a part of the scanning line selection period, and by applying a voltage having a different polarity for each data line, precharging of the pixel capacitance is effective. Can be done automatically.
- the flicker is performed. And seizure can be prevented.
- FIG. 1 is a block diagram illustrating a configuration of a liquid crystal display device according to a first embodiment of the present invention. It is a figure which shows the pixel arrangement
- FIG. 2 is a diagram showing the polarity of a voltage written in a pixel circuit in the liquid crystal display device shown in FIG. 2 is a timing chart when scanning lines are selected in ascending order in the liquid crystal display device shown in FIG. 1. 4 is a timing chart when scanning lines are selected in descending order in the liquid crystal display device shown in FIG. 1.
- FIG. 2 is a circuit diagram of a common voltage generation circuit included in the liquid crystal display device shown in FIG. 1.
- FIG. 2 is a signal waveform diagram showing a change in voltage written to a pixel circuit and switching of a common voltage in the liquid crystal display device shown in FIG. 1. It is a block diagram which shows the structure of the liquid crystal display device which concerns on the 2nd Embodiment of this invention.
- 8 is a table showing a correspondence between a scan selection signal, an input value of a D / A converter, and a common voltage in the liquid crystal display device shown in FIG.
- 10 is a table showing correspondence between a scan selection signal, an input value of a D / A converter, and a common voltage in a liquid crystal display device according to a modification of the second embodiment of the present invention.
- FIG. 11 is a signal waveform diagram showing a change in voltage written in a pixel circuit when scanning lines are selected in ascending order in a conventional liquid crystal display device.
- FIG. 11 is a signal waveform diagram showing a change in voltage written in a pixel circuit when scanning lines are selected in descending order in a conventional liquid crystal display device.
- FIG. 1 is a block diagram showing the configuration of the liquid crystal display device according to the first embodiment of the present invention.
- a liquid crystal display device 10 shown in FIG. 1 includes a liquid crystal panel 11, a timing control circuit 12, a scanning line driving circuit 13, a data line driving circuit 14, and a common voltage generation circuit 15.
- n is a multiple of 3
- m is an integer of 2 or more
- i is an integer of 1 to n
- j is an integer of 1 to m.
- the liquid crystal panel 11 has a structure in which a liquid crystal substance is sandwiched between two glass substrates 16 and 17.
- n scanning lines G1 to Gn, m data lines S1 to Sm, and (m ⁇ n) pixel circuits 18 are formed on one glass substrate 16, n scanning lines G1 to Gn, m data lines S1 to Sm, and (m ⁇ n) pixel circuits 18 are formed.
- the scanning lines Gi are arranged in parallel to each other, and the data lines Sj are arranged in parallel to each other so as to be orthogonal to the scanning lines Gi.
- the pixel circuit 18 is arranged corresponding to the intersection of the scanning line Gi and the data line Sj, and is connected to one scanning line Gi and one data line Sj.
- the pixel circuit 18 includes a TFT 1, a liquid crystal capacitor 2, and an auxiliary capacitor 3.
- the pixel circuit 18 may not include the auxiliary capacitor 3.
- a common electrode (not shown) facing all the pixel circuits 18 is formed on the other glass
- the liquid crystal display device 10 receives a control signal C0 and a video signal VS0 from the outside.
- the control signal C0 includes, for example, a vertical synchronization signal VSYNC and a horizontal synchronization signal HSYNC.
- the timing control circuit 12 outputs a control signal C1 to the scanning line driving circuit 13 and outputs a control signal C2 to the data line driving circuit 14 based on the control signal C0.
- the control signal C1 includes, for example, a gate start pulse and a gate clock
- the control signal C2 includes, for example, a source start pulse and a source clock.
- the timing control circuit 12 performs digital data correction processing (for example, overdrive processing or independent ⁇ correction) on the video signal VS0 and outputs the obtained video signal VS1 to the data line driving circuit 14. .
- the timing control circuit 12 may output the video signal VS0 as it is as the video signal VS1 without performing digital data correction processing on the video signal VS0.
- the scanning line driving circuit 13 sequentially selects the scanning lines Gi based on the control signal C1. More specifically, the scanning line driving circuit 13 selects one scanning line from the scanning lines G1 to Gn according to the arrangement order based on the control signal C1, and applies a selection voltage (here, a high voltage) to the selected scanning line. Level voltage).
- the data line driving circuit 14 applies a voltage corresponding to the video signal VS1 to the data line Sj based on the control signal C2.
- the data line driving circuit 14 performs line sequential driving in which a voltage is simultaneously applied to m data lines Sj within one line period.
- the common voltage generation circuit 15 generates a voltage to be applied to the common electrode of the liquid crystal panel 11 (hereinafter referred to as a common voltage VCOM).
- m pixel circuits 18 connected to the selected scanning line are selected at once.
- the voltage applied to the data line Sj is written to the selected m pixel circuits 18.
- the difference between the voltage written in the pixel circuit 18 and the common voltage VCOM becomes the liquid crystal application voltage, and the luminance of the pixels included in the liquid crystal panel 11 changes according to the liquid crystal application voltage. Accordingly, a voltage corresponding to the video signal VS1 is written to each pixel circuit 18 using the scanning line driving circuit 13 and the data line driving circuit 14 while applying the common voltage VCOM generated by the common voltage generating circuit 15 to the common electrode.
- a desired image can be displayed on the liquid crystal panel 11.
- FIG. 2 is a diagram showing a pixel arrangement of the liquid crystal panel 11.
- the pixel circuit 18 is classified according to the display color into an R pixel circuit for displaying red, a G pixel circuit for displaying green, and a B pixel circuit for displaying blue.
- the pixel circuits 18 corresponding to the same color are arranged side by side in the extending direction of the scanning line Gi. Specifically, an R pixel circuit is arranged in the first row, the fourth row, etc., a G pixel circuit is arranged in the second row, the fifth row, etc., and a B pixel is arranged in the third row, the sixth row, etc.
- a pixel circuit is arranged.
- Three pixel circuits 18 adjacent in the extending direction of the data line constitute one pixel.
- the (m ⁇ n) pixel circuits 18 provided in the liquid crystal panel 11 correspond to (m ⁇ (n / 3)) pixels.
- the liquid crystal display device 10 performs column inversion driving (also called source line inversion driving) for switching the polarity of the voltage applied to the pixel circuit 18 for each frame and each data line.
- FIG. 3 is a diagram illustrating the polarity of the voltage written in the pixel circuit 18. As shown in FIG. 3, in the odd-numbered frame, a positive polarity voltage is written in the pixel circuits in the odd-numbered columns, and a negative polarity voltage is written in the pixel circuits in the even-numbered columns. In the even-numbered frame, a negative voltage is written in the odd-numbered pixel circuit, and a positive voltage is written in the odd-numbered pixel circuit.
- the liquid crystal display device 10 precharges the capacity in the pixel circuit 18 by overlapping a part of the selection period of the scanning line Gi (details will be described later). Further, the liquid crystal display device 10 has a function of switching the scanning direction (selection order of the scanning lines Gi) in accordance with designation from the outside.
- the liquid crystal display device 10 receives a scan selection signal SCAN_SEL for specifying a scan direction together with a control signal C0 and the like from the outside.
- the scanning line driving circuit 13 is composed of a shift register capable of shifting in both directions.
- the timing control circuit 12 outputs a shift direction signal SHIFT_DIR that specifies the shift direction of the shift register based on the scan selection signal SCAN_SEL.
- the scanning line driving circuit 13 switches the shift direction of the shift register according to the shift direction signal SHIFT_DIR.
- the scanning line driving circuit 13 is not limited to one that switches the shift direction according to the shift direction signal SHIFT_DIR.
- a shift register that can be shifted in both directions by using a circuit that propagates the output signal of the preceding circuit to the subsequent circuit and propagates the output signal of the succeeding circuit to the preceding circuit. Can be configured.
- the timing control circuit 12 does not need to output the shift direction signal SHIFT_DIR, and either the first stage circuit or the final stage circuit is selected according to the shift direction. A start signal may be output to one of them.
- FIG. 4A is a timing chart of the liquid crystal display device 10 when the scan selection signal SCAN_SEL is at a low level.
- the scan selection signal SCAN_SEL is at a low level, as shown in FIG. 4A, the voltage of the scanning line G1 first becomes a high level in one frame period, and then the voltage of the scanning line G2 becomes a high level.
- the line voltage goes high in the order of G3, G4,..., Gn ⁇ 1, Gn.
- the scan selection signal SCAN_SEL is at the low level, the scanning lines G1 to Gn are selected in ascending order.
- FIG. 4B is a timing chart of the liquid crystal display device 10 when the scan selection signal SCAN_SEL is at a high level.
- the scan selection signal SCAN_SEL is at a high level, as shown in FIG. 4B, the voltage of the scanning line Gn first becomes a high level in one frame period, and then the voltage of the scanning line Gn ⁇ 1 becomes a high level.
- the scanning line voltage becomes high level in the order of Gn-2, Gn-3,..., G2, G1.
- the scan selection signal SCAN_SEL is at the high level, the scanning lines G1 to Gn are selected in descending order.
- the selection period of the scanning line Gi overlaps with the selection period of the adjacent scanning lines Gi ⁇ 1, Gi + 1.
- the scan selection signal SCAN_SEL is at a low level (FIG. 4A)
- the first half of the scanning line Gi selection period overlaps with the scanning line Gi ⁇ 1 selection period, and the second half of the scanning line Gi + 1 selection period. And overlap.
- the capacitors in the m pixel circuits 18 connected to the scanning line Gi are precharged.
- the scan selection signal SCAN_SEL is at a high level (FIG.
- the first half of the selection period of the scanning line Gi overlaps with the selection period of the scanning line Gi + 1
- the second half overlaps with the selection period of the scanning line Gi-1.
- the capacitors in the m pixel circuits 18 connected to the scanning line Gi are precharged.
- the scan selection signal SCAN_SEL is also supplied to the common voltage generation circuit 15. As shown below, the common voltage generation circuit 15 switches the level of the common voltage VCOM in two stages according to the scan selection signal SCAN_SEL.
- FIG. 5 is a circuit diagram of the common voltage generation circuit 15.
- the common voltage generation circuit 15 illustrated in FIG. 5 includes resistors 31a and 31b, variable resistors 32a and 32b, operational amplifiers 33a, 33b, and 35, and a switch circuit 34.
- the output terminals of the operational amplifiers 33a, 33b, and 35 are connected to their negative input terminals, and the operational amplifiers 33a, 33b, and 35 all function as unity gain amplifiers.
- the resistor 31a and the variable resistor 32a are connected in series, and are provided between the power supply terminal to which the analog power supply voltage VDDA is applied and the ground.
- the resistor 31b and the variable resistor 32b are also provided in the same form.
- the connection point Na between the resistor 31a and the variable resistor 32a is connected to the positive input terminal of the operational amplifier 33a, and the first common voltage VCOMa is output from the operational amplifier 33a.
- a connection point Nb between the resistor 31b and the variable resistor 32b is connected to the positive input terminal of the operational amplifier 33b, and the operational amplifier 33b outputs a second common voltage VCOMb.
- the two input terminals of the switch circuit 34 are connected to the output terminals of the operational amplifiers 33a and 33b, respectively.
- the output terminal of the switch circuit 34 is connected to the positive input terminal of the operational amplifier 35, and the scan selection signal SCAN_SEL is input to the control terminal.
- the scan selection signal SCAN_SEL is at a low level
- the switch circuit 34 selects the first common voltage VCOMa
- the operational amplifier 35 outputs the first common voltage VCOMa.
- the switch circuit 34 selects the second common voltage VCOMb
- the operational amplifier 35 outputs the second common voltage VCOMb.
- the common voltage generation circuit 15 shown in FIG. 5 is one of the first common voltage VCOMa that can be adjusted using the variable resistor 32a and the second common voltage VCOMb that can be adjusted using the variable resistor 32b. Are selected according to the scan selection signal SCAN_SEL and output.
- the common voltage VCOM output from the common voltage generation circuit 15 is applied to the common electrode of the liquid crystal panel 11.
- FIG. 6 is a signal waveform diagram showing a change in the voltage written in the pixel circuit 18 (voltage of the drain electrode of the TFT in the pixel circuit 18) and switching of the common voltage VCOM in the liquid crystal display device 10.
- flicker or burn-in occurs on the display screen (FIGS. 15A, 15B, and See its description).
- the liquid crystal display device 10 generates two types of common voltages VCOMa and VCOMb in the common voltage generation circuit 15, selects one of them according to the scan selection signal SCAN_SEL, and Applied to the common electrode. Therefore, when selecting the scanning line Gi in ascending order, the optimum first common voltage VCOMa is applied at that time, and when selecting the scanning line Gi in descending order, the optimum second common voltage VCOMb is applied at that time. can do.
- the optimum common voltage VCOM can always be applied to the common electrode of the liquid crystal panel 11 regardless of the scanning direction. Therefore, the liquid crystal display device 10 having a function of performing preliminary charging and switching the scan direction can prevent occurrence of flicker, burn-in, or the like on the display screen.
- an optimum common voltage VCOM is generated in accordance with the characteristics of the liquid crystal panel 11, and flicker, burn-in, etc. Can be prevented.
- the preliminary charging is performed by overlapping a part of the selection period of the scanning line Gi, and the pixel capacitor can be precharged effectively by applying a voltage having a different polarity for each data line Sj.
- the color liquid crystal display device 10 in which the pixel circuits 18 corresponding to the same display color are arranged in the extending direction of the scanning line Gi, even when pre-charging is performed and the selection order of the scanning line Gi is switched, flicker or burn-in is prevented. can do.
- the liquid crystal display device 10 As described above, according to the liquid crystal display device 10 according to the present embodiment, flickering or burn-in can be prevented in the liquid crystal display device having a function of performing preliminary charging and switching the scan direction.
- FIG. 7 is a block diagram showing a configuration of a liquid crystal display device according to the second embodiment of the present invention.
- the liquid crystal display device 20 shown in FIG. 7 includes a liquid crystal panel 11, a timing control circuit 21, a scanning line driving circuit 13, a data line driving circuit 14, an EEPROM (Electrically Erasable Programmable Read Only Memory) 22, and a D / A converter 23. It has.
- the D / A converter 23 functions as a common voltage generation circuit.
- the same elements as those of the first embodiment are denoted by the same reference numerals and description thereof is omitted.
- the timing control circuit 21 outputs a control signal C1 to the scanning line driving circuit 13 based on the control signal C0 and the video signal VS0, and the data line driving circuit. 14 outputs a control signal C2 and a video signal VS1.
- the timing control circuit 21 performs serial data transfer with the EEPROM 22 and with the D / A converter 23.
- a method such as I2C (Inter-Integrated Circuit) or SPI (Serial Peripheral Interface) is used.
- the EEPROM 22 stores two digital values Xa and Xb in advance in order to switch the level of the common voltage VCOM according to the scanning direction.
- the timing control circuit 21 performs serial data transfer with the EEPROM 22, reads out the two digital values Xa and Xb from the EEPROM 22, and stores them in an internal register. Thereafter, the timing control circuit 21 selects one of the two digital values Xa and Xb stored in the register in accordance with the scan selection signal SCAN_SEL, and performs serial data transfer with the D / A converter 23. The selected digital value is output to the D / A converter 23.
- the D / A converter 23 converts a digital value (hereinafter referred to as an input value X) output from the timing control circuit 21 into an analog voltage.
- an input value X digital value
- the D / A converter 23 may or may not include an operational amplifier. When using a D / A converter that does not incorporate an operational amplifier, an operational amplifier may be provided outside the D / A converter 23.
- FIG. 8 is a table showing the correspondence between the scan selection signal SCAN_SEL, the input value X of the D / A converter 23, and the common voltage VCOM in the liquid crystal display device 20.
- the timing control circuit 21 selects and outputs the digital value Xa, and the D / A converter 23 outputs an analog voltage corresponding to the digital value Xa.
- An analog voltage corresponding to the digital value Xa becomes the first common voltage VCOMa.
- the timing control circuit 21 selects and outputs the digital value Xb, and the D / A converter 23 outputs an analog voltage corresponding to the digital value Xb.
- the analog voltage corresponding to the digital value Xb becomes the second common voltage VCOMb.
- the D / A converter 23 selects one of the first common voltage VCOMa corresponding to the digital value Xa and the second common voltage VCOMb corresponding to the digital value Xb according to the scan selection signal SCAN_SEL. Select and output.
- the common voltage VCOM output from the D / A converter 23 is applied to the common electrode of the liquid crystal panel 11.
- the digital value Xa stored in the EEPROM 22 is determined so that the first common voltage VCOMa becomes an optimum common voltage when the scanning lines Gi are selected in ascending order.
- the digital value Xb is determined so that the second common voltage VCOMb becomes an optimum common voltage when the scanning line Gi is selected in descending order.
- the liquid crystal display device 20 according to the present embodiment as with the liquid crystal display device 10 according to the first embodiment, the liquid crystal display device having a function of performing preliminary charging and switching the scan direction is flickered or burned in. Etc. can be prevented.
- VCOM can be generated to prevent flicker and burn-in.
- the EEPROM 22 stores two digital values Xa and Xb.
- the EEPROM may store one digital value and one offset value.
- the timing control circuit reads the digital value and the offset value from the EEPROM, and calculates the other digital value by adding or subtracting the read digital value and the read offset value.
- FIG. 9 is a table showing the correspondence between the scan selection signal SCAN_SEL, the input value X of the D / A converter, and the common voltage VCOM in the liquid crystal display device according to this modification.
- the digital value Xa and the offset value ⁇ X shown in FIG. 9 are stored in the EEPROM.
- the timing control circuit obtains the other digital value (Xa + ⁇ X) by adding the offset value ⁇ X read from the EEPROM to the digital value Xa read from the EEPROM.
- An analog voltage corresponding to the digital value Xa becomes the first common voltage VCOMa
- an analog voltage corresponding to the digital value (Xa + ⁇ ) becomes the second common voltage VCOMb.
- the EEPROM may store only one digital value.
- the timing control circuit obtains the other digital value by adding or subtracting a predetermined offset value to the digital value read from the EEPROM.
- the second common voltage VCOMb is automatically determined. Accordingly, the time required for adjusting the common voltage VCOM can be shortened in the inspection process of the liquid crystal display device.
- the timing control circuit 21 reads the two digital values Xa and Xb from the EEPROM 22 when the power is turned on and stores them in the internal register. Of the two digital values Xa and Xb stored in the register, One of them is selected according to the scan selection signal SCAN_SEL. Alternatively, the timing control circuit may read only the digital value corresponding to the scan selection signal SCAN_SEL from the EEPROM 22 and output the read digital value to the D / A converter 23.
- the liquid crystal display devices 10 and 20 according to the first and second embodiments have the pixel arrangement shown in FIG. 2 and perform the column inversion driving shown in FIG.
- the liquid crystal display device of the present invention may have another pixel arrangement, and the polarity of the voltage written in the pixel circuit may be switched according to another method.
- the liquid crystal display device of the present invention may perform preliminary charging according to timings other than those shown in FIGS.
- the present invention is not limited to a liquid crystal display device that applies a voltage having the same polarity as the previous line to the pixel circuit while performing preliminary charging.
- the present invention can also be applied to a liquid crystal display device that applies a voltage having a different polarity from the previous one.
- the liquid crystal display device of the present invention may include a liquid crystal panel in which pixel circuits corresponding to the same color are arranged in the extending direction of the data lines Sj, as shown in FIG.
- dot inversion driving may be performed in which the polarity of the voltage applied to the pixel circuit is switched for each frame and for each pixel circuit.
- the effect of performing preliminary charging in a liquid crystal display device that performs dot inversion driving will be described.
- the rise time of the potential of the scanning line is delayed at a location away from the scanning line driving circuit.
- the voltage of the drain electrode of the TFT in the pixel circuit does not reach the target level within one line period because the potential of the scanning line rises slowly even though the potential of the data line changes rapidly.
- This phenomenon also occurs when the capacity of the scanning line driving circuit is insufficient when the scanning line driving circuit is formed integrally with the liquid crystal panel because the size of the transistor formed on the liquid crystal panel is limited.
- a liquid crystal display device may apply a voltage having a polarity different from that of the previous line to a pixel circuit while performing preliminary charging, and the present invention can also be applied to such a liquid crystal display device.
- the liquid crystal display device of the present invention has an effect of preventing flicker, burn-in, and the like for a display device having a function of precharging and switching the scan direction, and thus can be used for a display unit of various electronic devices. .
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Power Engineering (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
- Liquid Crystal (AREA)
Abstract
Description
ΔV1=Cgd1×(VGH-VGL)
/(Clc+Ccs+Cgd1+Cgd2) …(1)
ΔV2=Cgd2×(VGH-VGL)
/(Clc+Ccs+Cgd1+Cgd2) …(2)
ただし、式(1)において、Clcは液晶容量2の容量値、Ccsは補助容量3の容量値、Cgd1は寄生容量4の容量値、Cgd2は寄生容量5の容量値、VGHは走査線に印加されるハイレベル電圧、VGLは走査線に印加されるローレベル電圧である。
複数の走査線と複数のデータ線と複数の画素回路と共通電極とを含む液晶パネルと、
前記走査線を指定された方向に配置順に従って選択する走査線駆動回路と、
前記データ線に対して映像信号に応じた電圧を印加するデータ線駆動回路と、
前記共通電極に印加する共通電圧を生成する共通電圧生成回路とを備え、
前記走査線駆動回路は、予備充電のために前記走査線の選択期間の一部を重複させ、
前記共通電圧生成回路は、前記走査線の選択順序に従い前記共通電圧のレベルを切り替えることを特徴とする。
前記共通電圧生成回路は、独立してレベルを調整可能な複数の電圧を生成し、生成した電圧の中から前記走査線の選択順序に従い一の電圧を前記共通電圧として出力することを特徴とする。
前記共通電圧生成回路は、入力されたデジタル値に応じたアナログ電圧を前記共通電圧として出力するD/A変換器を含むことを特徴とする。
前記データ線駆動回路は、前記データ線に対して、前記データ線ごとに異なる極性の電圧を印加することを特徴とする。
前記画素回路は、表示色によって複数の種類に分類され、
前記走査線の伸延方向には、同じ種類の画素回路が配置されていることを特徴とする。
前記走査線を指定された方向に配置順に従って選択するステップと、
前記データ線に対して映像信号に応じた電圧を印加するステップと、
前記共通電極に印加する共通電圧を生成するステップとを備え、
前記走査線を選択するステップは、予備充電のために前記走査線の選択期間の一部を重複させ、
前記共通電圧を生成するステップは、前記走査線の選択順序に従い前記共通電圧のレベルを切り替えることを特徴とする。
図1は、本発明の第1の実施形態に係る液晶表示装置の構成を示すブロック図である。図1に示す液晶表示装置10は、液晶パネル11、タイミング制御回路12、走査線駆動回路13、データ線駆動回路14、および、共通電圧生成回路15を備えている。以下、nは3の倍数、mは2以上の整数、iは1以上n以下の整数、jは1以上m以下の整数とする。
図7は、本発明の第2の実施形態に係る液晶表示装置の構成を示すブロック図である。図7に示す液晶表示装置20は、液晶パネル11、タイミング制御回路21、走査線駆動回路13、データ線駆動回路14、EEPROM(Electrically Erasable Programmable Read Only Memory )22、および、D/A変換器23を備えている。液晶表示装置20では、D/A変換器23が共通電圧生成回路として機能する。本実施形態の構成要素のうち第1の実施形態と同じ要素については、同一の参照符号を付して説明を省略する。
11…液晶パネル
12、21…タイミング制御回路
13…走査線駆動回路
14…データ線駆動回路
15…共通電圧生成回路
16、17…ガラス基板
18…画素回路
22…EEPROM
23…D/A変換器
Claims (6)
- 予備充電を行う液晶表示装置であって、
複数の走査線と複数のデータ線と複数の画素回路と共通電極とを含む液晶パネルと、
前記走査線を指定された方向に配置順に従って選択する走査線駆動回路と、
前記データ線に対して映像信号に応じた電圧を印加するデータ線駆動回路と、
前記共通電極に印加する共通電圧を生成する共通電圧生成回路とを備え、
前記走査線駆動回路は、予備充電のために前記走査線の選択期間の一部を重複させ、
前記共通電圧生成回路は、前記走査線の選択順序に従い前記共通電圧のレベルを切り替えることを特徴とする、液晶表示装置。 - 前記共通電圧生成回路は、独立してレベルを調整可能な複数の電圧を生成し、生成した電圧の中から前記走査線の選択順序に従い一の電圧を前記共通電圧として出力することを特徴とする、請求項1に記載の液晶表示装置。
- 前記共通電圧生成回路は、入力されたデジタル値に応じたアナログ電圧を前記共通電圧として出力するD/A変換器を含むことを特徴とする、請求項1に記載の液晶表示装置。
- 前記データ線駆動回路は、前記データ線に対して、前記データ線ごとに異なる極性の電圧を印加することを特徴とする、請求項1に記載の液晶表示装置。
- 前記画素回路は、表示色によって複数の種類に分類され、
前記走査線の伸延方向には、同じ種類の画素回路が配置されていることを特徴とする、請求項1に記載の液晶表示装置。 - 複数の走査線と複数のデータ線と複数の画素回路と共通電極とを有する液晶パネルを含む液晶表示装置の駆動方法であって、
前記走査線を指定された方向に配置順に従って選択するステップと、
前記データ線に対して映像信号に応じた電圧を印加するステップと、
前記共通電極に印加する共通電圧を生成するステップとを備え、
前記走査線を選択するステップは、予備充電のために前記走査線の選択期間の一部を重複させ、
前記共通電圧を生成するステップは、前記走査線の選択順序に従い前記共通電圧のレベルを切り替えることを特徴とする、液晶表示装置の駆動方法。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/380,375 US20120120044A1 (en) | 2009-06-22 | 2010-01-27 | Liquid crystal display device and method for driving the same |
CN2010800266594A CN102804252A (zh) | 2009-06-22 | 2010-01-27 | 液晶显示装置及其驱动方法 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009147188 | 2009-06-22 | ||
JP2009-147188 | 2009-06-22 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2010150562A1 true WO2010150562A1 (ja) | 2010-12-29 |
Family
ID=43386345
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2010/051026 WO2010150562A1 (ja) | 2009-06-22 | 2010-01-27 | 液晶表示装置及びその駆動方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US20120120044A1 (ja) |
CN (1) | CN102804252A (ja) |
WO (1) | WO2010150562A1 (ja) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2447937A1 (en) * | 2010-10-29 | 2012-05-02 | Hitachi Displays, Ltd. | Display device |
JP2013101182A (ja) * | 2011-11-07 | 2013-05-23 | Japan Display Central Co Ltd | 液晶表示装置および液晶表示装置の駆動方法 |
WO2013121957A1 (ja) * | 2012-02-14 | 2013-08-22 | シャープ株式会社 | 表示パネルの駆動装置、それを備える表示装置、および表示パネルの駆動方法 |
WO2014041965A1 (ja) * | 2012-09-11 | 2014-03-20 | シャープ株式会社 | 表示装置ならびにその駆動回路および駆動方法 |
KR20170002776A (ko) * | 2015-06-29 | 2017-01-09 | 삼성디스플레이 주식회사 | 표시 패널의 구동 방법 및 이를 수행하는 표시 장치 |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102522071B (zh) * | 2011-12-30 | 2013-11-27 | 北京大学 | Lcd像素选择信号产生电路、lcd控制器及其控制方法 |
JP2014085619A (ja) * | 2012-10-26 | 2014-05-12 | Lapis Semiconductor Co Ltd | 表示パネルドライバ及びその駆動方法 |
US9460673B2 (en) * | 2013-07-30 | 2016-10-04 | Shenzhen China Star Optoelectronics Technology Co., Ltd | LCD panel having overvoltage driving table and method for driving the LCD panel |
KR102112108B1 (ko) * | 2013-09-12 | 2020-05-19 | 삼성디스플레이 주식회사 | 표시 장치 |
JP2015216454A (ja) * | 2014-05-08 | 2015-12-03 | 株式会社ソシオネクスト | 画像処理装置及び画像処理方法 |
KR102253529B1 (ko) * | 2015-01-06 | 2021-05-18 | 삼성디스플레이 주식회사 | 표시 장치 및 그 구동 방법 |
CN106782415B (zh) * | 2017-02-27 | 2019-03-12 | 武汉华星光电技术有限公司 | 一种液晶显示面板的驱动方法 |
US10767836B2 (en) * | 2017-11-21 | 2020-09-08 | Signify Holding B.V. | Linear luminaire with optical control |
CN109616043B (zh) * | 2019-02-15 | 2022-04-19 | 京东方科技集团股份有限公司 | 一种电压控制电路及其控制方法、显示装置 |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6377031A (ja) * | 1986-09-19 | 1988-04-07 | Sanyo Electric Co Ltd | 液晶表示装置の駆動方法 |
JPH06161390A (ja) * | 1992-11-26 | 1994-06-07 | Kyocera Corp | 液晶表示装置の駆動方法 |
JPH10198313A (ja) * | 1996-12-28 | 1998-07-31 | Casio Comput Co Ltd | 液晶表示装置及び液晶駆動方法 |
JP2002202761A (ja) * | 2000-12-28 | 2002-07-19 | Advanced Display Inc | 液晶表示装置 |
JP2002527775A (ja) * | 1998-10-07 | 2002-08-27 | マイクロソフト コーポレイション | テキストのような画像を表示する方法および装置 |
JP2005292493A (ja) * | 2004-03-31 | 2005-10-20 | Sharp Corp | 表示装置および電子情報機器 |
JP2008083399A (ja) * | 2006-09-27 | 2008-04-10 | Lg Philips Lcd Co Ltd | 液晶表示装置用基準電圧回路 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5903234A (en) * | 1996-02-09 | 1999-05-11 | Seiko Epson Corporation | Voltage generating apparatus |
JP3832125B2 (ja) * | 1998-01-23 | 2006-10-11 | セイコーエプソン株式会社 | 電気光学装置及び電子機器 |
JP2004021067A (ja) * | 2002-06-19 | 2004-01-22 | Sanyo Electric Co Ltd | 液晶表示装置、液晶表示装置の調整方法 |
GB2397710A (en) * | 2003-01-25 | 2004-07-28 | Sharp Kk | A shift register for an LCD driver, comprising reset-dominant RS flip-flops |
KR100561946B1 (ko) * | 2003-10-23 | 2006-03-21 | 엘지.필립스 엘시디 주식회사 | 액정표시장치 및 그 구동방법 |
CN101290444B (zh) * | 2008-06-06 | 2010-07-28 | 友达光电股份有限公司 | 驱动一液晶显示装置的方法 |
-
2010
- 2010-01-27 US US13/380,375 patent/US20120120044A1/en not_active Abandoned
- 2010-01-27 WO PCT/JP2010/051026 patent/WO2010150562A1/ja active Application Filing
- 2010-01-27 CN CN2010800266594A patent/CN102804252A/zh active Pending
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6377031A (ja) * | 1986-09-19 | 1988-04-07 | Sanyo Electric Co Ltd | 液晶表示装置の駆動方法 |
JPH06161390A (ja) * | 1992-11-26 | 1994-06-07 | Kyocera Corp | 液晶表示装置の駆動方法 |
JPH10198313A (ja) * | 1996-12-28 | 1998-07-31 | Casio Comput Co Ltd | 液晶表示装置及び液晶駆動方法 |
JP2002527775A (ja) * | 1998-10-07 | 2002-08-27 | マイクロソフト コーポレイション | テキストのような画像を表示する方法および装置 |
JP2002202761A (ja) * | 2000-12-28 | 2002-07-19 | Advanced Display Inc | 液晶表示装置 |
JP2005292493A (ja) * | 2004-03-31 | 2005-10-20 | Sharp Corp | 表示装置および電子情報機器 |
JP2008083399A (ja) * | 2006-09-27 | 2008-04-10 | Lg Philips Lcd Co Ltd | 液晶表示装置用基準電圧回路 |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2447937A1 (en) * | 2010-10-29 | 2012-05-02 | Hitachi Displays, Ltd. | Display device |
CN102467894A (zh) * | 2010-10-29 | 2012-05-23 | 株式会社日立显示器 | 显示装置 |
JP2012098400A (ja) * | 2010-10-29 | 2012-05-24 | Hitachi Displays Ltd | 表示装置 |
US9001090B2 (en) | 2010-10-29 | 2015-04-07 | Japan Display Inc. | Display device |
US9378710B2 (en) | 2010-10-29 | 2016-06-28 | Japan Display Inc. | Display device |
JP2013101182A (ja) * | 2011-11-07 | 2013-05-23 | Japan Display Central Co Ltd | 液晶表示装置および液晶表示装置の駆動方法 |
WO2013121957A1 (ja) * | 2012-02-14 | 2013-08-22 | シャープ株式会社 | 表示パネルの駆動装置、それを備える表示装置、および表示パネルの駆動方法 |
US9659516B2 (en) | 2012-02-14 | 2017-05-23 | Sharp Kabushiki Kaisha | Drive device of display panel, display device including the same, and drive method of display panel |
WO2014041965A1 (ja) * | 2012-09-11 | 2014-03-20 | シャープ株式会社 | 表示装置ならびにその駆動回路および駆動方法 |
KR20170002776A (ko) * | 2015-06-29 | 2017-01-09 | 삼성디스플레이 주식회사 | 표시 패널의 구동 방법 및 이를 수행하는 표시 장치 |
KR102371896B1 (ko) | 2015-06-29 | 2022-03-11 | 삼성디스플레이 주식회사 | 표시 패널의 구동 방법 및 이를 수행하는 표시 장치 |
Also Published As
Publication number | Publication date |
---|---|
US20120120044A1 (en) | 2012-05-17 |
CN102804252A (zh) | 2012-11-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2010150562A1 (ja) | 液晶表示装置及びその駆動方法 | |
JP4942405B2 (ja) | 表示装置用シフトレジスタ及びこれを含む表示装置 | |
US10255871B2 (en) | Display device including a MUX to vary voltage levels of a switching circuit used to drive a display panel | |
KR101240655B1 (ko) | 표시 장치의 구동 장치 | |
US8305374B2 (en) | Display device having precharge operations and method of driving the same | |
JP5728465B2 (ja) | 液晶表示装置 | |
JP4168339B2 (ja) | 表示駆動装置及びその駆動制御方法並びに表示装置 | |
JP4887657B2 (ja) | アクティブマトリクス型表示装置及びその駆動方法 | |
KR101240645B1 (ko) | 표시 장치 및 그 구동 방법 | |
KR101393635B1 (ko) | 표시 장치의 구동 장치 및 이를 포함하는 표시 장치 | |
US20080012818A1 (en) | Shift register, display device including shift register, method of driving shift register and method of driving display device | |
US20110234560A1 (en) | Display Device and Driving Method Thereof | |
US8106870B2 (en) | Liquid crystal display and driving method thereof | |
US20160070147A1 (en) | Liquid crystal display device | |
US8416175B2 (en) | Liquid crystal display device and method for driving the same | |
JP2008310317A (ja) | 液晶表示装置の駆動装置とこれを含む液晶表示装置 | |
JP2007034305A (ja) | 表示装置 | |
US8976208B2 (en) | Display apparatus and driving method thereof | |
JP2011170300A (ja) | 表示装置制御回路 | |
JP2009163246A (ja) | 液晶ディスプレイ用駆動回路 | |
KR101878176B1 (ko) | 영상 표시장치의 구동장치와 그 구동방법 | |
JP5035165B2 (ja) | 表示駆動装置及び表示装置 | |
US8040314B2 (en) | Driving apparatus for liquid crystal display | |
JP2008233283A (ja) | 液晶表示装置およびその駆動方法 | |
KR20150028402A (ko) | 인셀 터치 액정표시장치 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 201080026659.4 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 10791883 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 13380375 Country of ref document: US |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 10791883 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: JP |