WO2010076978A3 - 차동전압구동방식의 송신부 및 차동전류구동방식과 차동전압구동방식을 선택적으로 적용할 수 있는 송신부와 수신부 및 인터페이스 시스템 - Google Patents

차동전압구동방식의 송신부 및 차동전류구동방식과 차동전압구동방식을 선택적으로 적용할 수 있는 송신부와 수신부 및 인터페이스 시스템 Download PDF

Info

Publication number
WO2010076978A3
WO2010076978A3 PCT/KR2009/007194 KR2009007194W WO2010076978A3 WO 2010076978 A3 WO2010076978 A3 WO 2010076978A3 KR 2009007194 W KR2009007194 W KR 2009007194W WO 2010076978 A3 WO2010076978 A3 WO 2010076978A3
Authority
WO
WIPO (PCT)
Prior art keywords
driving system
transmission unit
differential voltage
adopting
voltage driving
Prior art date
Application number
PCT/KR2009/007194
Other languages
English (en)
French (fr)
Other versions
WO2010076978A2 (ko
Inventor
홍주표
김준호
최정환
Original Assignee
(주)실리콘웍스
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by (주)실리콘웍스 filed Critical (주)실리콘웍스
Priority to US13/142,409 priority Critical patent/US8842745B2/en
Priority to CN200980153077.XA priority patent/CN102282618B/zh
Priority to JP2011544356A priority patent/JP5890685B2/ja
Publication of WO2010076978A2 publication Critical patent/WO2010076978A2/ko
Publication of WO2010076978A3 publication Critical patent/WO2010076978A3/ko

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/017581—Coupling arrangements; Interface arrangements programmable
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/028—Arrangements specific to the transmitter end
    • H04L25/0282—Provision for current-mode coupling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0091—Transmitter details
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Dc Digital Transmission (AREA)
  • Arrangements For Transmission Of Measured Signals (AREA)

Abstract

본 발명은 전송선의 송수신 시스템에 관한 것으로, 특히 하나의 반도체 칩에서 전송라인의 상태에 따라 차동전류구동방식과 차동전압구동방식을 선택적으로 적용함으로써 효율적인 데이터 전송이 가능하고 공통부분을 공유함으로써 설계시간을 단축시키고 레이아웃 면적을 감소시킬 수 있는 송신부, 수신부 및 이를 구비하는 인터페이스 시스템에 관한 것이다.
PCT/KR2009/007194 2008-12-29 2009-12-03 차동전압구동방식의 송신부 및 차동전류구동방식과 차동전압구동방식을 선택적으로 적용할 수 있는 송신부와 수신부 및 인터페이스 시스템 WO2010076978A2 (ko)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US13/142,409 US8842745B2 (en) 2008-12-29 2009-12-03 Transmission unit adopting a differential voltage driving system, transmission unit and receiving unit selectively adopting a differential current driving system, differential voltage driving system, and interface system
CN200980153077.XA CN102282618B (zh) 2008-12-29 2009-12-03 采用差分电压驱动系统的传输单元，可选择性采用差分电流驱动系统，差分电压驱动系统的传输单元和接收单元以及接口系统
JP2011544356A JP5890685B2 (ja) 2008-12-29 2009-12-03 差動電圧駆動方式の送信部、並びに差動電流駆動方式と差動電圧駆動方式を選択的に適用することができる送信部、受信部及びインターフェースシステム

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2008-0135785 2008-12-29
KR1020080135785A KR101000289B1 (ko) 2008-12-29 2008-12-29 차동전압구동방식의 송신부 및 차동전류구동방식과 차동전압구동방식을 선택적으로 적용할 수 있는 송신부와 수신부 및 인터페이스 시스템

Publications (2)

Publication Number Publication Date
WO2010076978A2 WO2010076978A2 (ko) 2010-07-08
WO2010076978A3 true WO2010076978A3 (ko) 2010-09-23

Family

ID=42310308

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2009/007194 WO2010076978A2 (ko) 2008-12-29 2009-12-03 차동전압구동방식의 송신부 및 차동전류구동방식과 차동전압구동방식을 선택적으로 적용할 수 있는 송신부와 수신부 및 인터페이스 시스템

Country Status (6)

Country Link
US (1) US8842745B2 (ko)
JP (1) JP5890685B2 (ko)
KR (1) KR101000289B1 (ko)
CN (1) CN102282618B (ko)
TW (1) TWI410056B (ko)
WO (1) WO2010076978A2 (ko)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB201120505D0 (en) * 2011-11-29 2012-01-11 Texas Instruments Ltd Power efficient high swing long reach transmitter architecture
JP5792690B2 (ja) * 2012-07-26 2015-10-14 株式会社東芝 差動出力回路および半導体集積回路
JP6295559B2 (ja) * 2013-09-13 2018-03-20 株式会社リコー 信号送信装置、信号受信装置及び信号伝送システム
KR101633471B1 (ko) * 2014-05-22 2016-06-24 전자부품연구원 전압 모드 드라이버 출력 데이터 신호의 이퀄라이징 방법 및 이를 이용하는 드라이버 회로
CN106716859A (zh) * 2014-09-25 2017-05-24 株式会社Ntt都科摩 用户装置和基站
KR20180075083A (ko) 2016-12-26 2018-07-04 에스케이하이닉스 주식회사 동적 터미네이션 회로, 이를 포함하는 반도체 장치 및 시스템
CN111211810B (zh) * 2018-11-21 2021-12-28 浙江宇视科技有限公司 状态传输方法及装置
KR20210129327A (ko) * 2020-04-20 2021-10-28 주식회사 엘엑스세미콘 데이터구동장치 및 이의 구동 방법

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20040053228A (ko) * 2001-11-02 2004-06-23 노키아 코포레이션 고속의 디지털 인터페이스들을 위하여 저간섭 시그널링스킴들을 지원하는 다중 모드 입/출력 회로
KR20060052668A (ko) * 2003-09-05 2006-05-19 세이코 엡슨 가부시키가이샤 트랜스미터 회로, 리시버 회로, 인터페이스 회로, 및 전자기기
KR20070008245A (ko) * 2005-07-13 2007-01-17 삼성전자주식회사 저전압 차동 신호 수신기 및 그 종단 저항값 설정 방법

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5126974A (en) * 1989-01-20 1992-06-30 Hitachi, Ltd. Sense amplifier for a memory device
DE19919140B4 (de) 1998-04-29 2011-03-31 National Semiconductor Corp.(N.D.Ges.D.Staates Delaware), Santa Clara Niederspannungs-Differenzsignaltreiber mit Vorverstärkerschaltung
US6686772B2 (en) 2001-11-19 2004-02-03 Broadcom Corporation Voltage mode differential driver and method
JP4097149B2 (ja) * 2004-01-05 2008-06-11 ザインエレクトロニクス株式会社 差動駆動回路およびそれを内蔵する電子機器
JP2006262460A (ja) * 2005-03-17 2006-09-28 Samsung Electronics Co Ltd 低電圧差動信号の送受信システム
KR100588752B1 (ko) * 2005-04-26 2006-06-12 매그나칩 반도체 유한회사 차동 전류 구동 방식의 전송 시스템
JP4578316B2 (ja) * 2005-05-02 2010-11-10 ザインエレクトロニクス株式会社 送信装置
CN100488053C (zh) 2005-09-05 2009-05-13 中兴通讯股份有限公司 一种低压差分信号驱动器电路
JP2009529282A (ja) * 2006-03-09 2009-08-13 エヌエックスピー ビー ヴィ 相互接続電力レベル調整方法およびシステム、ならびに、記憶装置
TWI333326B (en) 2007-03-26 2010-11-11 Novatek Microelectronics Corp Low differential output voltage circuit
KR100913528B1 (ko) 2008-08-26 2009-08-21 주식회사 실리콘웍스 차동전류구동방식의 송신부, 차동전류구동방식의 수신부 및상기 송신부와 상기 수신부를 구비하는 차동전류구동방식의 인터페이스 시스템

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20040053228A (ko) * 2001-11-02 2004-06-23 노키아 코포레이션 고속의 디지털 인터페이스들을 위하여 저간섭 시그널링스킴들을 지원하는 다중 모드 입/출력 회로
KR20060052668A (ko) * 2003-09-05 2006-05-19 세이코 엡슨 가부시키가이샤 트랜스미터 회로, 리시버 회로, 인터페이스 회로, 및 전자기기
KR20070008245A (ko) * 2005-07-13 2007-01-17 삼성전자주식회사 저전압 차동 신호 수신기 및 그 종단 저항값 설정 방법

Also Published As

Publication number Publication date
CN102282618B (zh) 2014-04-16
JP5890685B2 (ja) 2016-03-30
TW201031129A (en) 2010-08-16
JP2012514412A (ja) 2012-06-21
CN102282618A (zh) 2011-12-14
TWI410056B (zh) 2013-09-21
US20110268202A1 (en) 2011-11-03
WO2010076978A2 (ko) 2010-07-08
US8842745B2 (en) 2014-09-23
KR101000289B1 (ko) 2010-12-13
KR20100077751A (ko) 2010-07-08

Similar Documents

Publication Publication Date Title
WO2010076978A3 (ko) 차동전압구동방식의 송신부 및 차동전류구동방식과 차동전압구동방식을 선택적으로 적용할 수 있는 송신부와 수신부 및 인터페이스 시스템
WO2007120804A3 (en) Multiplexing a parallel bus interface and a flash memory interface
WO2008097619A3 (en) Variant buttiauxella sp. phytases having altered properties
WO2009006879A3 (de) Fotovoltaikanlage
TW200718015A (en) Transmitting circuit, receiving circuit, interface switching module and interface switching method for SATA and SAS interface
WO2008151328A3 (en) Microprobes
WO2009089350A3 (en) Systems and methods for memory expansion
WO2008086282A3 (en) Methods and systems for using electrical information for a device being fabricated on a wafer to perform one or more defect-related functions
WO2010082775A3 (ko) 시스템 정보 전송 및 수신 장치
EP1978629A4 (en) Rectifying circuit, and three-phase rectifying circuit
WO2007143458A3 (en) Method and apparatus for a dummy sram cell
EP2399288A4 (en) Integrated circuit micro-module
WO2011047777A3 (de) Anlage mit schienengeführtem fahrzeug
WO2008055089A3 (en) Semiconductor device, design method and structure
WO2014048991A3 (de) Optoelektronisches bauelement mit einer schichtstruktur
WO2009103140A3 (pt) Frasco
WO2010027590A3 (en) Solution microarrays and uses thereof
WO2012055570A8 (de) Diodenschaltung
WO2009019788A1 (ja) 半導体集積回路
WO2013023651A3 (de) Schaltungsanordnung und verfahren zum uebertragen von signalen
WO2013023655A3 (de) Schaltungsanordnung und verfahren zum uebertragen von signalen
WO2009027275A3 (en) A method and system for monitoring the status of a transmission mechanism
FR2915010B1 (fr) Module microelectronique a double interface de communication notamment pour carte a puce.
SG138595A1 (en) Integrated circuit system including nitride layer technology
WO2008064099A3 (en) High brightness semiconductor laser diode arrays

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200980153077.X

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09836299

Country of ref document: EP

Kind code of ref document: A2

DPE1 Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101)
WWE Wipo information: entry into national phase

Ref document number: 13142409

Country of ref document: US

ENP Entry into the national phase

Ref document number: 2011544356

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 09836299

Country of ref document: EP

Kind code of ref document: A2