WO2010047086A1 - 半導体装置およびその製造方法ならびに表示装置 - Google Patents
半導体装置およびその製造方法ならびに表示装置 Download PDFInfo
- Publication number
- WO2010047086A1 WO2010047086A1 PCT/JP2009/005478 JP2009005478W WO2010047086A1 WO 2010047086 A1 WO2010047086 A1 WO 2010047086A1 JP 2009005478 W JP2009005478 W JP 2009005478W WO 2010047086 A1 WO2010047086 A1 WO 2010047086A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- semiconductor
- film
- region
- semiconductor layer
- thin film
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 579
- 238000000034 method Methods 0.000 title claims description 100
- 238000004519 manufacturing process Methods 0.000 title claims description 57
- 239000010408 film Substances 0.000 claims abstract description 416
- 239000010409 thin film Substances 0.000 claims abstract description 213
- 230000003746 surface roughness Effects 0.000 claims abstract description 120
- 239000000758 substrate Substances 0.000 claims description 114
- 230000003287 optical effect Effects 0.000 claims description 56
- 239000013078 crystal Substances 0.000 claims description 44
- 238000002425 crystallisation Methods 0.000 claims description 40
- 230000008025 crystallization Effects 0.000 claims description 40
- 238000010438 heat treatment Methods 0.000 claims description 30
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 27
- 230000002829 reductive effect Effects 0.000 claims description 23
- 239000012298 atmosphere Substances 0.000 claims description 22
- 238000000059 patterning Methods 0.000 claims description 20
- 230000008569 process Effects 0.000 claims description 20
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 19
- 230000001678 irradiating effect Effects 0.000 claims description 18
- 230000003197 catalytic effect Effects 0.000 claims description 16
- 229910052759 nickel Inorganic materials 0.000 claims description 13
- 239000003054 catalyst Substances 0.000 claims description 12
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 10
- 239000001301 oxygen Substances 0.000 claims description 10
- 229910052760 oxygen Inorganic materials 0.000 claims description 10
- 229910052757 nitrogen Inorganic materials 0.000 claims description 9
- 230000001737 promoting effect Effects 0.000 claims description 5
- 239000011261 inert gas Substances 0.000 claims description 4
- 230000001590 oxidative effect Effects 0.000 claims description 4
- 238000005530 etching Methods 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 447
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 90
- 229910052814 silicon oxide Inorganic materials 0.000 description 89
- 229910021419 crystalline silicon Inorganic materials 0.000 description 76
- 229910021417 amorphous silicon Inorganic materials 0.000 description 58
- 230000001976 improved effect Effects 0.000 description 27
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 26
- 229910052698 phosphorus Inorganic materials 0.000 description 26
- 239000011574 phosphorus Substances 0.000 description 26
- 239000003990 capacitor Substances 0.000 description 23
- 239000004973 liquid crystal related substance Substances 0.000 description 22
- 235000019592 roughness Nutrition 0.000 description 22
- 230000000694 effects Effects 0.000 description 20
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 18
- 229910052796 boron Inorganic materials 0.000 description 18
- 239000012535 impurity Substances 0.000 description 18
- 239000002585 base Substances 0.000 description 13
- 229910052581 Si3N4 Inorganic materials 0.000 description 12
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 12
- 230000006870 function Effects 0.000 description 11
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 10
- 230000005669 field effect Effects 0.000 description 10
- 229910052710 silicon Inorganic materials 0.000 description 10
- 239000010703 silicon Substances 0.000 description 10
- 239000011229 interlayer Substances 0.000 description 9
- 239000001257 hydrogen Substances 0.000 description 8
- 229910052739 hydrogen Inorganic materials 0.000 description 8
- 230000035945 sensitivity Effects 0.000 description 8
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 7
- 230000015572 biosynthetic process Effects 0.000 description 7
- 230000015556 catabolic process Effects 0.000 description 7
- 238000003860 storage Methods 0.000 description 7
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 description 6
- 239000011159 matrix material Substances 0.000 description 6
- 229920002120 photoresistant polymer Polymers 0.000 description 6
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 6
- 238000004151 rapid thermal annealing Methods 0.000 description 6
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 6
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical group [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 5
- 230000008018 melting Effects 0.000 description 5
- 238000002844 melting Methods 0.000 description 5
- 206010034960 Photophobia Diseases 0.000 description 4
- 230000001133 acceleration Effects 0.000 description 4
- 238000000151 deposition Methods 0.000 description 4
- 239000007789 gas Substances 0.000 description 4
- 239000011521 glass Substances 0.000 description 4
- 208000013469 light sensitivity Diseases 0.000 description 4
- 239000012299 nitrogen atmosphere Substances 0.000 description 4
- 238000004544 sputter deposition Methods 0.000 description 4
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 3
- XYFCBTPGUUZFHI-UHFFFAOYSA-N Phosphine Chemical compound P XYFCBTPGUUZFHI-UHFFFAOYSA-N 0.000 description 3
- 206010034972 Photosensitivity reaction Diseases 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 230000007547 defect Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 238000005247 gettering Methods 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 3
- 238000007254 oxidation reaction Methods 0.000 description 3
- 230000036211 photosensitivity Effects 0.000 description 3
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 3
- 230000001681 protective effect Effects 0.000 description 3
- 239000007790 solid phase Substances 0.000 description 3
- 238000004528 spin coating Methods 0.000 description 3
- 229910052715 tantalum Inorganic materials 0.000 description 3
- 239000003513 alkali Substances 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 239000007864 aqueous solution Substances 0.000 description 2
- 238000004140 cleaning Methods 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 230000009977 dual effect Effects 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 125000004435 hydrogen atom Chemical group [H]* 0.000 description 2
- 238000005984 hydrogenation reaction Methods 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000005499 laser crystallization Methods 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910052750 molybdenum Inorganic materials 0.000 description 2
- 238000003825 pressing Methods 0.000 description 2
- 238000004886 process control Methods 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 238000003908 quality control method Methods 0.000 description 2
- 239000003870 refractory metal Substances 0.000 description 2
- 239000010948 rhodium Substances 0.000 description 2
- 238000005070 sampling Methods 0.000 description 2
- 238000007711 solidification Methods 0.000 description 2
- 230000008023 solidification Effects 0.000 description 2
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 2
- 238000000624 total reflection X-ray fluorescence spectroscopy Methods 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- MQRWBMAEBQOWAF-UHFFFAOYSA-N acetic acid;nickel Chemical compound [Ni].CC(O)=O.CC(O)=O MQRWBMAEBQOWAF-UHFFFAOYSA-N 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 230000003213 activating effect Effects 0.000 description 1
- 238000001994 activation Methods 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 125000004429 atom Chemical group 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000002178 crystalline material Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- ZOCHARZZJNPSEU-UHFFFAOYSA-N diboron Chemical compound B#B ZOCHARZZJNPSEU-UHFFFAOYSA-N 0.000 description 1
- 229910001873 dinitrogen Inorganic materials 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 238000007687 exposure technique Methods 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 229910052741 iridium Inorganic materials 0.000 description 1
- GKOZUEZYRPOHIO-UHFFFAOYSA-N iridium atom Chemical compound [Ir] GKOZUEZYRPOHIO-UHFFFAOYSA-N 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 229940078494 nickel acetate Drugs 0.000 description 1
- 229910052762 osmium Inorganic materials 0.000 description 1
- SYQBFIAQOQZEGI-UHFFFAOYSA-N osmium atom Chemical compound [Os] SYQBFIAQOQZEGI-UHFFFAOYSA-N 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 230000036961 partial effect Effects 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 238000001953 recrystallisation Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000002441 reversible effect Effects 0.000 description 1
- 229910052703 rhodium Inorganic materials 0.000 description 1
- MHOVAHRLVXNVSD-UHFFFAOYSA-N rhodium atom Chemical compound [Rh] MHOVAHRLVXNVSD-UHFFFAOYSA-N 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 150000003376 silicon Chemical class 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14665—Imagers using a photoconductor layer
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/042—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by opto-electronic means
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/10—Intensity circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
- H01L27/1229—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with different crystal properties within a device or between different devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78633—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device with a light shield
Definitions
- the present invention relates to a semiconductor device including a thin film transistor (TFT) and a thin film diode (ThFD), a manufacturing method thereof, and a display device.
- TFT thin film transistor
- ThFD thin film diode
- TFT thin film transistor
- TFD thin film diode
- Patent Document 1 discloses an image sensor including an optical sensor unit using TFD and a drive circuit using TFT on the same substrate.
- an amorphous semiconductor film formed on a substrate is crystallized to form TFT and TFD semiconductor layers.
- the TFT and the TFD are integrally formed on the same substrate, not only the semiconductor device can be miniaturized, but also a great cost merit such as a reduction in the number of parts can be obtained. Further, it is possible to realize a product with a new function that cannot be obtained by combining conventional parts.
- Patent Document 2 discloses a TFT (crystalline silicon TFT) using crystalline silicon and a TFD (amorphous silicon using amorphous silicon) using the same semiconductor film (amorphous silicon film). And TFD) are formed on the same substrate. Specifically, a catalyst element that promotes crystallization of amorphous silicon is added only to a region where an active region of a TFT is to be formed in an amorphous silicon film formed on a substrate. Thereafter, by performing heat treatment, only a region where an active region of the TFT is to be formed is crystallized, and a silicon film in which a region to be a TFD is in an amorphous state is formed. When this silicon film is used, the crystalline silicon TFT and the amorphous silicon TFD can be easily produced on the same substrate.
- Patent Document 3 uses the same semiconductor film (amorphous silicon film) to form a photosensor TFT that functions as a photosensor and a switching TFT that functions as a switching element.
- the photosensor sensitivity is improved by making the silicon film in the channel region of the photosensor TFT thicker than the silicon film in the source / drain region and the active region of the switching TFT.
- a half-exposure technique using a gray-tone mask is used in photolithography when an amorphous silicon film is made into an island, thereby making the amorphous film The silicon film is partially thinned.
- the thinned regions of the amorphous silicon film are crystallized.
- a region that has not been thinned a region that becomes a channel region of the photosensor TFT remains amorphous.
- Patent Document 1 the same crystalline semiconductor film is crystallized to form both a TFT semiconductor layer and a TFD semiconductor layer.
- this method has a problem that it is difficult to satisfy each device characteristic required for TFT and TFD at the same time.
- TFT and TFD semiconductor layers having different crystal states are formed from the same amorphous semiconductor film.
- a part of the same amorphous semiconductor film is crystallized, a TFT (crystalline silicon TFT) is formed from the crystallized part, and from the part remaining amorphous.
- a TFD amorphous silicon TFD
- hydrogen contained in the original amorphous silicon film is lost in a heat treatment step of crystallizing a part of the amorphous silicon film into crystalline silicon. For this reason, there is a problem in that an electrically favorable amorphous silicon TFD cannot be manufactured using a portion that remains amorphous after the heat treatment step.
- the present invention has been made in view of the above problems, and an object of the present invention is to realize respective characteristics required for a thin film transistor and a thin film diode in a semiconductor device including the thin film transistor and the thin film diode on the same substrate. is there.
- the semiconductor device includes a semiconductor layer including a channel region, a source region, and a drain region, a gate electrode that controls conductivity of the channel region, and a gate insulation provided between the semiconductor layer and the gate electrode.
- a crystalline semiconductor layer formed by crystallizing an amorphous semiconductor film, a ridge is formed on the surface of the semiconductor layer of the thin film diode, and the surface roughness of the semiconductor layer of the thin film diode is: It is larger than the surface roughness of the semiconductor layer of the thin film transistor.
- the crystallinity of the semiconductor layer of the thin film transistor and the crystallinity of the semiconductor layer of the thin film diode are substantially equal.
- the average crystal grain size of the semiconductor layer of the thin film transistor and the average crystal grain size of the semiconductor layer of the thin film diode are substantially equal.
- the arithmetic average roughness Ra of the surface of the semiconductor layer of the thin film diode is larger than the arithmetic average roughness Ra of the surface of the semiconductor layer of the thin film transistor.
- the maximum height Rz of the surface of the semiconductor layer of the thin film diode is larger than the maximum height Rz of the surface of the semiconductor layer of the thin film transistor.
- a ridge is formed on a surface of the semiconductor layer of the thin film transistor, and an average height of the ridge formed on the surface of the semiconductor layer of the thin film transistor is the surface of the semiconductor layer of the thin film diode. It is smaller than the average height of the formed ridge.
- the surface of the semiconductor layer of the thin film transistor is substantially flat.
- the ridge is present on a boundary between crystal grains included in the semiconductor layer.
- the ridge may include a mountain-like raised portion formed at a point that becomes a boundary between three or more crystal grains in the semiconductor layer.
- the surface roughness is uniform over the entire surface of the semiconductor layer of the thin film transistor.
- At least a part of the semiconductor layer of the thin film transistor and the semiconductor layer of the thin film diode may contain a catalytic element that has a function of promoting crystallization of the amorphous semiconductor film.
- the thin film diode further includes an intrinsic region located between the n-type region and the p-type region in the semiconductor layer of the thin film diode, and at least a surface roughness of the intrinsic region in the semiconductor layer of the thin film diode. May be larger than the surface roughness of the semiconductor layer of the thin film transistor.
- the thin film transistor may be a plurality of thin film transistors including an n-channel thin film transistor and a p-channel thin film transistor.
- the method of manufacturing a semiconductor device includes: (a1) preparing a substrate having an amorphous semiconductor film formed on the surface; and (b) forming an oxide layer on a part of the amorphous semiconductor film. And (c) irradiating the amorphous semiconductor film with laser light from above the oxide layer to crystallize the amorphous semiconductor film so that the amorphous semiconductor film is not covered with the oxide layer.
- a crystal including a first crystallization region in which a portion is crystallized and a second crystallization region in which a portion covered with the oxide layer is crystallized and having a surface roughness larger than that of the first crystallization region.
- a1 a step of preparing a substrate having an amorphous semiconductor film formed on the surface; (a2) irradiating the amorphous semiconductor film with laser light; Crystallizing the amorphous semiconductor film to obtain a crystalline semiconductor film, (b) forming an oxide layer on a part of the crystalline semiconductor film, and (c) forming the oxide layer
- the crystalline semiconductor film is irradiated with laser light from above to reduce the surface roughness of the portion of the crystalline semiconductor film that is not covered with the oxide layer.
- a first crystallization region is formed from a portion not covered with the oxide layer, and a second crystallization region having a surface roughness larger than that of the first crystallization region is formed from the portion covered with the oxide layer.
- D patterning the crystalline semiconductor film, and Forming a first island-shaped semiconductor layer that becomes an active region of a transistor and a second island-shaped semiconductor layer that later becomes an active region of a thin film diode, wherein the first island-shaped semiconductor layer is formed of the first crystal
- the second island-like semiconductor layer includes the step of including the second crystallized region.
- a1 a step of preparing a substrate having an amorphous semiconductor film formed on the surface, and (a2 ′) a crystal formed on at least a part of the amorphous semiconductor film. Adding a catalytic element that promotes crystallization, and then performing a heat treatment to crystallize the amorphous semiconductor film to obtain a crystalline semiconductor film; and (b) on a part of the crystalline semiconductor film.
- a first crystallization region in which a portion not covered with the oxide layer is crystallized and a surface roughness than the first crystallization region in which a portion covered with the oxide layer is crystallized.
- Step of obtaining a crystalline semiconductor film including a large second crystallization region A step of patterning the crystalline semiconductor film to form a first island-shaped semiconductor layer that later becomes an active region of a thin film transistor and a second island-shaped semiconductor layer that later becomes an active region of a thin film diode.
- the first island-shaped semiconductor layer includes the first crystallized region
- the second island-shaped semiconductor layer includes the second crystallized region.
- a step of preparing a substrate having an amorphous semiconductor film formed on the surface (a1) a step of preparing a substrate having an amorphous semiconductor film formed on the surface, and (a2 ′) a crystal formed on at least a part of the amorphous semiconductor film. Adding a catalytic element that promotes crystallization, and then performing a heat treatment to crystallize the amorphous semiconductor film to obtain a crystalline semiconductor film; and (a3 ′) applying a laser beam to the crystalline semiconductor film.
- the crystalline semiconductor film is irradiated with a laser beam from above the physical layer to reduce the surface roughness of a portion of the crystalline semiconductor film that is not covered with the oxide layer.
- the oxide layer Forming a first crystallization region and forming a second crystallization region having a surface roughness larger than that of the first crystallization region from a portion covered with the oxide layer, and (d) the crystalline material Patterning a semiconductor film to form a first island-like semiconductor layer that will later become an active region of a thin film transistor and a second island-like semiconductor layer that later becomes an active region of a thin-film diode, And the second island-shaped semiconductor layer includes the step of including the second crystallized region.
- the method before the step (c), the method further includes a step of removing a natural oxide film formed on a portion of the amorphous semiconductor film that is not covered with the oxide layer.
- the step (c) is performed in an inert gas atmosphere such as nitrogen.
- the substrate is a light-transmitting substrate
- the step (a) is a region in the substrate where a second island-shaped semiconductor layer to be an active region of a thin film diode later is formed.
- the step (b) includes a step (b1) of forming an oxide film on the amorphous semiconductor film or the crystalline semiconductor film, and forming a resist film on the oxide film.
- the masking layer is As it clicks, comprising the step of exposing the resist film from the opposite surface of the substrate.
- the thickness D (unit: nm) of the oxide layer is such that the refractive index of the oxide layer is n, and the wavelength of the laser beam in the step (c) is ⁇ (unit: nm). Then, it is preferable to set so as to satisfy D ⁇ ⁇ / (4 ⁇ n) ⁇ 0.5.
- the method further includes a step of thin-film oxidizing the surface of the amorphous semiconductor film before the step (a2).
- the step (a2) is performed in an oxygen-containing atmosphere.
- the laser light is irradiated at an irradiation energy density that does not completely reset the crystalline state of the crystalline semiconductor film obtained in the step (a2).
- the laser light is irradiated at an irradiation energy density that does not completely reset the crystalline state of the crystalline semiconductor film obtained in the step (a2 ').
- the method further includes a step of oxidizing the surface of the amorphous semiconductor film before the step (a3 ′).
- the step (a3 ′) is performed in an atmosphere containing oxygen.
- the laser light is irradiated at an irradiation energy density that does not completely reset the crystalline state of the crystalline semiconductor film obtained in the step (a3 ′).
- the laser light irradiation is performed at an irradiation energy density that does not completely reset the crystalline state of the crystalline semiconductor film obtained in the step (a2 ′).
- the catalyst element used in the step (a2 ') may be nickel.
- the step (d) includes a step of forming a region to be an intrinsic region of a thin film diode later in the second island-shaped semiconductor layer using the second crystallization region.
- a step of forming the entire second island-shaped semiconductor layer using the second crystallization region may be included.
- the step (d) includes a step of forming the entire first island-shaped semiconductor layer using the first crystallization region. Further, the step (d) may further include a step of forming a semiconductor layer that will later become one electrode of the capacitor using the first crystallization region.
- the method includes (h) a step of forming a gate insulating film on the first island-shaped semiconductor layer, and (i) a channel region of the first island-shaped semiconductor layer on the gate insulating film.
- a step of doping the region with a p-type impurity element may be included.
- the display device of the present invention is a display device including a display region having a plurality of display units and a frame region located around the display region, further including an optical sensor unit including a thin film diode, and each display
- the portion includes an electrode and a thin film transistor connected to the electrode, and the thin film transistor and the thin film diode are formed on the same substrate, and the thin film transistor includes a channel region, a source region, and a drain region.
- a thin film diode comprising: a crystalline semiconductor layer; a gate insulating film provided so as to cover the crystalline semiconductor layer; and a gate electrode provided on the gate insulating film to control conductivity of the channel region,
- the semiconductor layer is a crystalline semiconductor layer formed by crystallizing the same amorphous semiconductor film, and a ridge is formed on the surface of the semiconductor layer of the thin film diode.
- the surface roughness of the semiconductor layer is larger than the surface roughness of the semiconductor layer of the thin film transistor.
- the display unit further includes a backlight and a backlight control circuit that adjusts the luminance of light emitted from the backlight, and the light sensor unit is an illuminance signal based on the illuminance of external light. And output to the backlight control circuit.
- each of the plurality of optical touch sensor units includes a plurality of optical touch sensor units each having the optical sensor unit, and each of the plurality of optical touch sensor units corresponds to each display unit or a set of two or more display units. Arranged in the display area.
- the TFT and TFD semiconductor layers can be optimized according to required device characteristics. Accordingly, it is possible to achieve both the device characteristics required for TFT and TFD.
- the surface roughness of the semiconductor layer of the TFD is made larger than the surface roughness of the semiconductor layer of the TFT, thereby improving the light use efficiency of the optical sensor and improving the reliability of the TFT (gate breakdown voltage). ) Is preferable.
- the above-described semiconductor device can be easily manufactured without increasing the manufacturing process and manufacturing cost, and the product can be made compact, high performance, and low cost.
- FIGS. 3A to 3D are schematic cross-sectional views illustrating manufacturing steps of the semiconductor device according to the first embodiment of the present invention.
- FIGS. (E) to (H) are schematic cross-sectional views illustrating manufacturing steps of the semiconductor device according to the first embodiment of the present invention.
- (A) to (D) are schematic cross-sectional views showing manufacturing steps of the semiconductor device according to the second embodiment of the present invention.
- (E) to (G) are schematic cross-sectional views illustrating manufacturing steps of the semiconductor device according to the second embodiment of the present invention.
- (H) to (J) are schematic cross-sectional views showing manufacturing steps of the semiconductor device according to the second embodiment of the present invention.
- FIG. 1 A) to (C) are schematic cross-sectional views showing manufacturing steps of the semiconductor device according to the third embodiment of the present invention.
- (D) to (F) are schematic cross-sectional views illustrating manufacturing steps of the semiconductor device according to the third embodiment of the present invention.
- (A) to (D) are schematic cross-sectional views illustrating manufacturing steps of a semiconductor device according to a fourth embodiment of the present invention.
- (A) to (C) are schematic cross-sectional views illustrating manufacturing steps of a semiconductor device according to a fifth embodiment of the present invention.
- (D) And (E) is typical sectional drawing which shows the manufacturing process of the semiconductor device of 5th Embodiment by this invention.
- FIG. 1 A) to (C) are schematic cross-sectional views illustrating manufacturing steps of a semiconductor device according to a sixth embodiment of the present invention.
- (D) to (F) are schematic cross-sectional views illustrating manufacturing steps of a semiconductor device according to a sixth embodiment of the present invention.
- (G) to (I) are schematic cross-sectional views illustrating manufacturing steps of the semiconductor device according to the sixth embodiment of the present invention.
- It is a circuit diagram of optical sensor TFD of a 7th embodiment by the present invention.
- It is a block diagram of the optical sensor type touch panel of 7th Embodiment by this invention.
- the inventor of the present application has examined the relationship between the structure of the semiconductor layer of the TFT and the TFD and the device characteristics from various angles. . As a result, it has been found that by controlling the surface roughness of the semiconductor layers of TFT and TFD, it is possible to achieve both required device characteristics regardless of the crystalline state of these semiconductor layers.
- TFD photosensor TFD used as an optical sensor
- the surface roughness of the semiconductor layer reflection of light incident on the semiconductor layer can be suppressed and the bright current can be increased.
- the sensitivity to external light that is, the SN ratio to light (current value ratio in light and dark).
- the surface irregularity of the semiconductor layer is large, it becomes a factor of reducing reliability (particularly gate breakdown voltage). Therefore, it is desirable to further reduce the surface unevenness of the semiconductor layer.
- the present invention has been made on the basis of the above knowledge, and is characterized in that the surface roughness of the semiconductor layer of the TFD is made larger than the surface roughness of the semiconductor layer of the TFT.
- the semiconductor device of the present invention does not require different crystal states of each semiconductor layer as in Patent Documents 2 and 3, it can be manufactured by a simpler process.
- the crystal grain boundary portion is formed in a mountain shape, or is formed in a mountain shape at a point more than a triple point (multiple point) serving as a boundary between three or more crystals.
- ridge the above-described mountain-like or mountain-like portion on the surface of the semiconductor film is referred to as “ridge”.
- the surface roughness of the TFT semiconductor layer and the surface roughness of the TFD semiconductor layer are differentiated by the following method (first method).
- an amorphous semiconductor film is formed on a substrate.
- an oxide film oxide layer
- the laser is irradiated from above the substrate to crystallize the amorphous semiconductor film.
- the surface roughness in the region covered with the oxide layer is larger than that in the region not covered with the oxide layer.
- the surface roughness increases when laser crystallization is performed in the state of being covered with an oxide layer. This is a finding that was discovered during the study. The reason why the surface irregularities increase has not been fully clarified, but it is considered that oxygen is incorporated into the semiconductor film in the crystal growth process of melt solidification by laser irradiation, which has some influence. This is because when laser crystallization is performed in the absence of an oxide layer, if oxygen is mixed into the atmosphere during laser irradiation, the surface unevenness is similarly increased, and the surface is increased as the partial pressure of oxygen is increased. This is because the unevenness increases.
- the following method can be used instead of the first method.
- an amorphous semiconductor film is formed on a substrate, and the entire amorphous semiconductor film is crystallized by laser irradiation. Thereafter, an oxide film is selectively provided only on a region that later becomes an active region of the TFD, and a natural oxide film on other regions is removed.
- laser irradiation is performed in an inert gas atmosphere. Thereby, only the region not covered with the oxide film is planarized. On the other hand, in the region covered with the oxide film, the surface state after crystallization is maintained or the surface roughness becomes larger.
- surface roughness refers to the arithmetic average roughness Ra or the maximum height Rz defined in JIS B 0601-2001. Therefore, at least, the arithmetic average roughness Ra of the TFD semiconductor layer is larger than the arithmetic average roughness Ra of the TFT semiconductor layer, or the maximum height Rz of the TFD semiconductor layer is the maximum height of the TFT semiconductor layer. It only needs to be larger than Rz. Thereby, the reflection of the light by the surface of the semiconductor layer of TFD can be reduced rather than the surface of the semiconductor layer of TFT.
- the maximum height Rz is determined by the height of the highest ridge regardless of the number (density) of ridges included in the surface.
- the arithmetic average roughness Ra increases when the ridge density is high, even when the ridge is low.
- the ridge tends to increase as the ridge density decreases (when the crystal grain size increases).
- the higher the density of the ridge formed on the surface of the semiconductor layer that is, the higher the arithmetic average roughness Ra, the higher the effect of suppressing light reflection. Therefore, if the arithmetic average roughness Ra of the surface of the TFD semiconductor layer is larger than the arithmetic average roughness Ra of the surface of the TFT semiconductor layer, the above-described effects can be obtained regardless of the maximum height Rz. be able to.
- the arithmetic average roughness Ra of the surface of the semiconductor layer of the TFD is larger than the arithmetic average roughness Ra of the surface of the semiconductor layer of the TFT, and the maximum height Rz of the surface of the semiconductor layer of the TFD is More preferably, it is larger than the maximum height Rz of the surface. This is because the reliability of the TFT can be ensured while suppressing the reflection of light more reliably and improving the SN ratio of the TFD.
- the oxide layer used in the first and second methods is preferably set to a thickness that does not have an antireflection effect on laser light.
- the thickness is set to have an antireflection effect, the substantial energy applied to the surface of the region located below the oxide layer in the semiconductor film increases. For this reason, due to a substantial increase in energy, the crystalline state differs between a region of the semiconductor film not covered with the oxide layer and a region covered with the oxide layer. At this time, if the irradiation energy of the laser beam is made appropriate for the region covered with the oxide layer, the region not covered with the oxide layer becomes insufficient in energy and a good crystal state cannot be obtained.
- the crystallinity of the semiconductor layer that becomes the active region of the TFT is greatly inferior to the semiconductor layer that becomes the active region of the TFD, and the desired TFT performance cannot be obtained.
- the region covered with the oxide layer becomes excessive in energy, exceeding the energy range of a good crystalline state, It becomes an extremely poor crystal state in which crystal components are mixed.
- the crystallinity of the semiconductor layer that becomes the active region of the TFD is greatly inferior to the semiconductor layer that becomes the active region of the TFT, and the desired TFD performance cannot be obtained.
- the oxide layer acts as an antireflection film
- the surface roughness can be made different between the semiconductor layer serving as the active region of the TFT and the semiconductor layer serving as the active region of the TFD. Therefore, it is difficult to control the crystallinity and the surface roughness separately.
- an oxide layer having a thickness that does not have an antireflection effect is used, only the surface roughness is increased without increasing the substantial energy irradiated to the region covered with the oxide layer. Can be larger than the area. Therefore, it becomes possible to make only the surface roughness different while making the crystallinity of the semiconductor layer which becomes the active region of the TFT and TFD substantially equal.
- a method has also been proposed in which a cap layer is provided on an amorphous semiconductor film and laser irradiation is performed to reduce surface irregularities generated in the semiconductor film due to laser irradiation when crystallization is performed (for example, Japanese Patent Application Laid-Open No. 2005-2005). -347560 publication).
- a method for flattening a semiconductor film by irradiating a laser with a cap layer provided on the semiconductor film has been proposed (for example, Japanese Patent Application Laid-Open No. 2007-288159).
- the rigidity of the cap layer is used to forcibly hold down the ridge formed by volume expansion due to melting and solidification of the semiconductor film, and the present invention is used to enlarge the ridge.
- the purpose is completely different from the oxide layer.
- rigidity for pressing down the ridge is a large point, and therefore, it is desired that the cap layer be as hard as possible and have a large film thickness.
- a very thick film having a thickness of 2 ⁇ m or 100 nm to 300 nm is used as the cap layer.
- the oxide layer in the present invention does not produce the effect of pressing down the ridge, and therefore the thickness of the oxide layer is set to 30 nm or less, for example. Further, the lower the rigidity of the oxide layer, the better. Therefore, the thinner the oxide layer, the better, as long as the effect of increasing the surface roughness of the underlying semiconductor film can be obtained.
- a light shielding layer may be formed on the TFD semiconductor layer so as to block light from the back surface of the substrate before the amorphous semiconductor film is formed.
- the patterning of the oxide film can be performed in a self-aligning manner by exposing from the back surface of the substrate using the light shielding layer as a mask. Thereby, a photomask can be reduced.
- a ridge is also formed on the surface of the TFT semiconductor layer.
- the average height of the ridge formed on the surface of the TFT semiconductor layer is smaller than the average height of the ridge formed on the surface of the TFD semiconductor layer.
- the surface of the TFT semiconductor layer is substantially flat.
- the “substantially flat surface” refers to a surface that has been subjected to a flattening process, and its surface roughness (arithmetic average roughness) Ra is, for example, 3 nm or less.
- the surface roughness is preferably substantially uniform over the entire surface of the TFT semiconductor layer. Thereby, the reliability of the TFT can be further improved.
- the TFT and TFD semiconductor layers may contain a catalytic element that has a function of promoting crystallization of the amorphous semiconductor film.
- the TFD may further include an intrinsic region located between the n-type region and the p-type region in the TFD semiconductor layer.
- the surface roughness of at least the intrinsic region of the TFD semiconductor layer is larger than the surface roughness of the TFT semiconductor layer (particularly, the surface roughness of the channel region).
- the semiconductor device of this embodiment includes an n-channel TFT and a TFD formed on the same substrate, and is used as, for example, an active matrix display device including a sensor unit.
- FIG. 1 is a schematic cross-sectional view showing an example of the semiconductor device of the present embodiment.
- the semiconductor device of this embodiment typically has a plurality of TFTs and a plurality of TFDs provided on the same substrate, but here, for the sake of simplicity, only a single TFT and a single TFD are configured. Is illustrated.
- an n-channel TFT having a single drain structure is exemplified as the TFT, but the structure of the TFT is not limited to this.
- a TFT having an LDD structure or a GOLD structure may be provided, or a plurality of TFTs including an n-channel TFT and a p-channel TFT may be provided.
- the semiconductor device of this embodiment includes a thin film transistor 125 and a thin film diode 126 formed on a substrate 101 via base films 103 and 104.
- the thin film transistor 125 includes a semiconductor layer 108 including a channel region 116, a source region and a drain region 114, a gate insulating film 110 provided over the semiconductor layer 108, a gate electrode 111 that controls conductivity of the channel region 116,
- the electrode / wiring 123 is connected to the source region and the drain region 114, respectively.
- the thin film diode 126 includes a semiconductor layer 109 including at least an n-type region 115 and a p-type region 119, and electrodes / wirings 124 connected to the n-type region 115 and the p-type region 119, respectively.
- an intrinsic region 120 is provided between the n-type region 115 and the p-type region 119 in the semiconductor layer 109.
- a silicon nitride film 121 and a silicon oxide film 122 are formed as interlayer insulating films. Further, in the case where a light-transmitting substrate is used as the substrate 101, in order to prevent light from entering the semiconductor layer 109 from the back surface of the substrate 101, a gap between the semiconductor layer 109 of the thin film diode 126 and the substrate 101 is used. A light-shielding film 102 may be provided.
- the semiconductor layer 108 of the thin film transistor 125 and the semiconductor layer 109 of the thin film diode 126 are crystalline semiconductor layers formed by crystallizing the same amorphous semiconductor film.
- a ridge is formed on the surface of the semiconductor layer 109 of the thin film diode 126. The ridge is generated in the process of melting and solidifying the amorphous semiconductor film when it is crystallized by irradiating the amorphous semiconductor film with laser light, and is typically included in the semiconductor layer 109. Exists on grain boundaries.
- the surface roughness of the semiconductor layer 109 of the thin film diode 126 is larger than the surface roughness of the semiconductor layer 108 of the thin film transistor 125. This has the following advantages.
- the surface roughness of the semiconductor layer 109 of the thin film diode 126 is large, reflection of incident light is suppressed and sensitivity to light is increased. As a result, the bright current increases and the light / dark ratio, which is the SN ratio, can be improved. If the arithmetic average roughness Ra of the semiconductor layer 109 of the thin film diode 126 is, for example, 6 nm or more and / or the maximum height Rz is 60 nm or more, the SN ratio can be more effectively increased.
- the thin film transistor 125 by suppressing the surface roughness of the semiconductor layer 108 to be small (for example, arithmetic average roughness Ra: 5 nm or less and / or maximum height Rz: 50 nm or less), the breakdown voltage characteristics and gate bias stress of the gate insulating film are reduced. And the field-effect mobility can be improved.
- the surface roughness of the semiconductor layers 108 and 109 is not particularly limited.
- the semiconductor layers 108 and 109 are formed using an amorphous silicon semiconductor film having a thickness of 50 nm, the arithmetic average roughness of the semiconductor layer 108 of the thin film transistor 125 is determined.
- the thickness Ra is 3 to 5 nm, and the arithmetic average roughness Ra of the semiconductor layer 109 of the thin film diode 126 is 6 to 10 nm.
- the maximum height (maximum height defined in JIS B 0601-2001) Rz of the semiconductor layer 108 of the thin film transistor 125 is 30 to 50 nm
- the maximum height Rz of the semiconductor layer 109 of the thin film diode 126 is 60 to 100 nm.
- the light sensitivity (bright current value) of the thin film diode 126 is that of a thin film diode formed using a semiconductor layer having a surface roughness equivalent to that of the thin film transistor 125. About 1.3 times higher than photosensitivity.
- the crystallinity of the semiconductor layers 108 and 109 may be different from each other, or may be substantially equivalent. If the crystallinity of the semiconductor layer 108 of the thin film transistor 125 and the crystallinity of the semiconductor layer 109 of the thin film diode 126 are substantially equal, it is not necessary to control the crystal state of the semiconductor layers 108 and 109 separately, so that the manufacturing process is complicated. Thus, a highly reliable and high performance semiconductor device can be obtained. Similarly, the average crystal grain sizes of these semiconductor layers 108 and 109 may be different from each other or may be substantially equivalent.
- the semiconductor device of this embodiment is manufactured by, for example, the following method.
- a light shielding layer 102 is formed on a substrate 101, and subsequently, a silicon nitride film 103 and a silicon oxide film 104 are formed as a base film. Thereafter, an amorphous semiconductor film (here, an amorphous silicon film) 105 is formed.
- a low alkali glass substrate or a quartz substrate can be used as the substrate 101.
- a low alkali glass substrate is used.
- heat treatment may be performed in advance at a temperature lower by about 10 to 20 ° C. than the glass strain point.
- the light shielding layer 102 is disposed so as to be able to block light from the back surface direction of the substrate with respect to the TFD.
- a metal film, a silicon film, or the like can be used as a material of the light shielding layer 102.
- the Mo film is formed by sputtering and patterned to form the light shielding layer 102.
- the thickness of the light shielding layer 102 is 20 to 200 nm, preferably 30 to 150 nm. In this embodiment, it is set to 100 nm, for example.
- the silicon nitride film 103 and the silicon oxide film 104 are provided in order to prevent impurity diffusion from the substrate 101.
- these base films 103 and 104 are formed using a plasma CVD method.
- the total thickness of these base films 103 and 104 is 100 to 600 nm, preferably 150 to 450 nm.
- a two-layer base film is used. However, for example, there is no problem even if a single layer of a silicon oxide film is used.
- the amorphous silicon film 105 is formed by a known method such as a plasma CVD method or a sputtering method. In this embodiment, an amorphous silicon film having a thickness of 50 nm is formed by plasma CVD. In the case where the base films 103 and 104 and the amorphous silicon film 105 are formed by the same film forming method, both may be formed continuously. After the formation of the base film, it is possible to prevent contamination of the surface by not exposing it to the air atmosphere, and it is possible to reduce variations in characteristics of TFTs to be manufactured and variations in threshold voltage.
- an oxide layer (here, a silicon oxide layer) 106 is formed only on the region that becomes the active region of the TFD in the amorphous silicon film 105.
- the silicon oxide layer 106 is obtained by depositing a silicon oxide film on the entire surface of the substrate 101 using, for example, a plasma CVD method and patterning the silicon oxide film.
- the silicon oxide layer 106 having a thickness D of 20 nm is formed.
- the amorphous silicon film 105 is crystallized by irradiating the amorphous silicon film 105 with a laser beam 107 from above the substrate 101.
- a laser beam 107 from above the substrate 101.
- a XeCl excimer laser (wavelength 308 nm, pulse width 40 nsec) or a KrF excimer laser (wavelength 248 nm) can be applied.
- XeCl excimer laser light having a wavelength of 308 nm is used.
- the beam size of the laser light is formed to be a long shape on the surface of the substrate 101, and the entire surface of the substrate is crystallized by sequentially scanning in a direction perpendicular to the long direction.
- the amorphous silicon film 105 is crystallized in the process of instantaneously melting and solidifying to become a crystalline silicon film.
- the surface roughness is larger than that in the region 105 a not covered with the silicon oxide layer 106. This is because a ridge generated in the melting and solidifying process is formed on the surface of the crystalline silicon film, but the ridge in the region 105b covered with the silicon oxide layer 106 is higher than the ridge in the region 105a. Note that the crystallinity and crystal grain size of the region 105b and the region 105a are substantially equal.
- the laser beam 107 be irradiated in an inert atmosphere such as nitrogen because the surface roughness of the region 105a can be further reduced.
- the semiconductor layer 108 to be an active region (source / drain region, channel region) of the later TFT is formed using the region 105a, and the active region (n + type / p + of the later TFD is formed using the region 105b.
- a semiconductor layer 109 to be a mold region and an intrinsic region is formed.
- a gate insulating film 110 covering these island-like semiconductor layers 108 and 109 is formed, and then a gate electrode 111 of a later TFT is formed on the gate insulating film 110. .
- a silicon oxide film having a thickness of 20 to 150 nm is preferable, and a 100 nm silicon oxide film is used here.
- the gate electrode 111 is formed by depositing a conductive film on the gate insulating film 110 using a sputtering method or a CVD method and patterning the conductive film.
- a conductive film refractory metal W, Ta, Ti, Mo, or an alloy material thereof is desirable.
- the thickness of the conductive film is preferably 300 to 600 nm. In this embodiment, tantalum (thickness: 450 nm) to which a small amount of nitrogen is added is used.
- a mask 112 made of a resist is formed over the gate insulating film 110 so as to cover part of the semiconductor layer 109 to be an active region of the TFD later.
- the entire surface of the substrate 101 is ion-doped with n-type impurities (phosphorus) 113.
- Phosphorus 113 is implanted into the semiconductor layers 108 and 109 through the gate insulating film 110.
- phosphorus 113 is implanted into a region exposed from the resist mask 112 in the TFD semiconductor layer 109 and a region exposed from the gate electrode 111 in the TFT semiconductor layer 108.
- the region covered with the resist mask 112 or the gate electrode 111 is not doped with phosphorus 113.
- the region in which the phosphorus 113 is implanted in the semiconductor layer 108 of the TFT becomes the source region and the drain region 114 of the later TFT, and the region in which the phosphorus 113 is not implanted after being masked by the gate electrode 111 is the channel of the TFT. Region 116 is formed. Further, the region in which phosphorus 113 is implanted in the TFD semiconductor layer 109 becomes the n + -type region 115 of the later TFD.
- a part of the semiconductor layer 109 that will later become the active region of the TFD and the entire semiconductor layer 108 that later becomes the active region of the TFT are covered.
- a mask 117 made of a resist is formed on the gate insulating film 110.
- a p-type impurity (boron) 118 is ion-doped from above the substrate 101.
- ion doping of boron 118 passes through the gate insulating film 110 and is implanted into the semiconductor layer 109.
- boron 118 is implanted into a region exposed from the resist mask 117 in the TFD semiconductor layer 109.
- the region covered by the mask 117 is not doped with boron 118.
- the region where the boron 118 is implanted in the TFD semiconductor layer 109 becomes the later TFD p + -type region 119, and the region where neither boron nor phosphorus is implanted becomes the later intrinsic region 120.
- heat treatment is performed in an inert atmosphere, for example, in a nitrogen atmosphere.
- an inert atmosphere for example, in a nitrogen atmosphere.
- the source / drain region 114 of the TFT, the n + type region 115 and the p + type region 119 of the TFD are recovered from doping damage such as crystal defects generated during doping, and the doped phosphorus and boron are respectively added.
- This heat treatment may be performed using a general heating furnace, but is preferably performed using RTA (Rapid Thermal Annealing).
- RTA Rapid Thermal Annealing
- a system in which high temperature inert gas is blown onto the substrate surface and the temperature is raised and lowered instantaneously is suitable.
- a silicon nitride film 121 and a silicon oxide film 122 are formed in this order as an interlayer insulating film.
- heat treatment for hydrogenating the semiconductor layers 108 and 109 for example, annealing at 350 to 450 ° C. in a nitrogen atmosphere or a hydrogen mixed atmosphere at 1 atm may be performed.
- contact holes are formed in the interlayer insulating films 121 and 122.
- a film made of a metal material (for example, a two-layer film of titanium nitride and aluminum) is deposited on the interlayer insulating film 122 and inside the contact hole, and patterned to form the TFT electrode / wiring 123 and the TFD electrode / wiring 124. Form. In this way, the thin film transistor 125 and the thin film diode 126 are obtained.
- a protective film made of a silicon nitride film or the like may be provided over the thin film transistor 125 and the thin film diode 126 for the purpose of protecting them.
- the semiconductor layers 108 and 109 having different surface roughness can be formed without complicating the manufacturing process.
- the thickness D (nm) of the oxide layer (here, the silicon oxide layer 106) formed in the step shown in FIG. 2B is such that the refractive index of the oxide layer is n and the wavelength of the laser light is
- ⁇ (nm) it is preferable that D ⁇ ⁇ / (4 ⁇ n) ⁇ 0.5 is satisfied. Accordingly, the antireflection effect of the oxide layer can be suppressed, and the difference in crystallinity between the region 105b covered with the oxide layer and the region 105a not covered with the oxide layer can be suppressed. That is, the crystalline states of these regions 105a and 105b can be made substantially the same, and only the surface roughness can be mainly changed.
- the thickness D of the silicon oxide layer 106 is preferably 26 nm or less.
- the thickness D of the oxide layer is preferably 3 nm or more.
- the silicon oxide layer 106 is formed as the oxide layer.
- the same effect can be obtained by using a layer made of another oxide such as a silicon oxynitride layer instead of the silicon oxide layer 106. can get.
- the manufacturing method of the semiconductor device of this embodiment is the same as that of the first embodiment in that a catalyst element is used when crystallizing an amorphous semiconductor film, and a step of gettering the catalyst element after crystallization is included. It is different from the method.
- a light shielding layer 202, a silicon nitride film 203, a silicon oxide film 204, and an amorphous semiconductor film (amorphous silicon film) 205 are formed in this order on a substrate 201.
- the formation method is the same as the method described above with reference to FIG.
- a catalytic element 206 is added to the surface of the amorphous silicon film 205.
- the catalyst element 206 is added by, for example, applying an aqueous solution (nickel acetate aqueous solution) containing, for example, 5 ppm of the catalyst element (nickel in this embodiment) in terms of weight to the amorphous silicon film 205 by spin coating.
- an aqueous solution nickel acetate aqueous solution
- nickel nickel
- iron (Fe), cobalt (Co), tin (Sn), lead (Pb), palladium (Pd), and copper (Cu) may be used.
- the amount of the catalyst element 206 to be doped is extremely small, and the concentration of the catalyst element on the surface of the amorphous silicon film 205 is managed by the total reflection X-ray fluorescence analysis (TRXRF) method. In this embodiment, it is about 5 ⁇ 10 12 atoms / cm 2 .
- TRXRF total reflection X-ray fluorescence analysis
- the surface of the amorphous silicon film 205 may be slightly oxidized with ozone water or the like in order to improve the wettability of the surface of the amorphous silicon film 205 during spin coating.
- a method of doping nickel by a spin coating method is used.
- a thin film (a nickel film in this embodiment) made of the catalytic element 206 is formed by an evaporation method, a sputtering method, or the like. It may be formed on top.
- the amorphous silicon film 205 is subjected to a heat treatment, and the amorphous silicon film 205 is grown as a solid phase crystal using the catalyst element 206 as a nucleus. Thereby, the first crystalline silicon film 205a is obtained.
- the heat treatment is preferably performed in an inert atmosphere, for example, in a nitrogen atmosphere at a temperature of 550 to 620 ° C. for 30 minutes to 4 hours.
- the heat processing for 1 hour were performed at 590 degreeC as an example.
- the nickel 206 added to the surface of the amorphous silicon film 205 is diffused into the amorphous silicon film 205 and silicidation occurs, and the amorphous silicon film 205 is crystallized using this as a nucleus.
- crystallization is performed here by heat treatment using a furnace, crystallization may be performed by an RTA (Rapid Thermal Annealing) apparatus using a lamp or the like as a heat source.
- RTA Rapid Thermal Annealing
- a silicon oxide layer 207 is formed only on the portion of the first crystalline silicon film 205a that becomes the active region of the TFD.
- the method for forming the silicon oxide layer 207 is similar to the method described above with reference to FIG.
- the thickness D of the silicon oxide layer 207 is 15 nm.
- the first crystalline silicon film 205a is irradiated with a laser beam 208.
- XeCl excimer laser light having a wavelength of 308 nm is used, and the same method as laser irradiation in the first embodiment (FIG. 2C) is performed.
- the first crystalline silicon film 205a is recrystallized to become a higher quality second crystalline silicon film.
- the surface roughness is larger than that in the region 205 b not covered with the silicon oxide layer 207.
- any oxide film is present on the portion of the first crystalline silicon film 205a that is not covered with the silicon oxide layer 207, the surface roughness of the region 205b increases due to the irradiation with the laser beam 208. . Therefore, it is preferable to remove the natural oxide film on the portion not covered with the silicon oxide layer 207 before the laser beam 208 is irradiated. Thereby, it can suppress that the surface roughness of the area
- the irradiation energy density of the laser beam 208 at this time is preferably set in a range in which the crystal state of the first crystalline silicon film 205a (FIG. 4B) is not reset.
- the laser beam 208 effectively acts only on the amorphous regions and crystal defects remaining in the first crystalline silicon film 205a, and the crystallinity thereof can be enhanced. Accordingly, a homogeneous second crystalline silicon film having excellent crystallinity can be obtained.
- a semiconductor layer 209 to be an active region of the later TFT is formed using the region 205b of the second crystalline silicon film
- a semiconductor layer 210 to be an active region of a later TFD is formed using the region 205c.
- the gate electrode 212 of the TFT is formed so as to overlap with part of the semiconductor layer 209.
- the formation method of the gate insulating film 211 and the gate electrode 212 is similar to the method described above with reference to FIG.
- a photoresist mask 213 is formed over the gate insulating film 211 so as to overlap with part of the semiconductor layer 210.
- the semiconductor layers 209 and 210 are doped with an n-type impurity (here, phosphorus) 214.
- the doping method and conditions are the same as those described above with reference to FIG.
- source / drain regions 215 are formed in portions of the semiconductor layer 209 that do not overlap with the gate electrode 212.
- a region that overlaps with the gate electrode 212 and is not implanted with phosphorus 214 becomes a channel region 217.
- An n-type region 216 is formed in a portion of the semiconductor layer 210 that is not covered with the mask 213.
- the mask 213 is removed, and a mask 218 covering the entire semiconductor layer 209 and a part of the semiconductor layer 210 is newly formed as shown in FIG.
- the semiconductor layer 210 is doped with a p-type impurity (boron) 219.
- the doping method and conditions are the same as those described above with reference to FIG.
- a p-type region 220 is formed in a portion of the semiconductor layer 210 that is not covered with the mask 218, and a region where neither boron nor phosphorus is implanted becomes an intrinsic region 221.
- the mask 218 is removed and heat treatment is performed.
- the region into which impurities (phosphorus, boron) are implanted in the semiconductor layers 209 and 210 is activated, and the catalytic element existing in the channel region 217 and the intrinsic region 221 as shown in FIG. (Nickel) is moved along the arrow 222 to the source / drain region 215 and the n-type region 216 containing phosphorus having gettering action (gettering). Therefore, the nickel concentrations in the channel region 217 of the semiconductor layer 209 and the intrinsic region 221 of the semiconductor layer 210 are lower than the nickel concentrations in the source / drain region 215 and the n-type region 216, respectively.
- heat treatment it is preferable to perform an RTA process in which the substrate is moved to a high temperature atmosphere one by one and a high temperature nitrogen gas is blown to raise and lower the temperature rapidly.
- temperature raising / lowering was performed at a temperature raising / lowering rate exceeding 200 ° C./min, for example, heat treatment was performed at 650 ° C. for 10 minutes.
- a general diffusion furnace furnace furnace
- a lamp heating type RTA may be used.
- a silicon nitride film 223 and a silicon oxide film 224 are formed in this order using a plasma CVD method.
- a step of hydrogenating the semiconductor layer may be performed by performing a heat treatment at 300 to 500 ° C. for about 30 minutes to 4 hours.
- hydrogen atoms are supplied to the active region / gate insulating film interface to terminate and inactivate dangling bonds that degrade TFT characteristics.
- heat treatment is performed at 410 ° C. for 1 hour in a nitrogen atmosphere containing about 3% hydrogen.
- plasma hydrogenation using hydrogen excited by plasma may be performed.
- contact holes are formed in the interlayer insulating films 223 and 224, and electrodes and wirings 225 and 226 are formed. In this way, a thin film transistor 227 and a thin film diode 228 are obtained.
- a protective film may be provided over the thin film transistor 227 and the thin film diode 228 as necessary.
- the thickness D (nm) of the silicon oxide layer 207 is D ⁇ n where the refractive index of the silicon oxide layer 207 is n and the wavelength of the laser light is ⁇ (nm). It is preferably set so as to satisfy ⁇ / (4 ⁇ n) ⁇ 0.5. This makes it possible to vary only the surface roughness while keeping the crystalline states of the regions 205b and 205c of the crystalline silicon film substantially the same. Since the refractive index n of the silicon oxide film used in this embodiment is 1.46 and the wavelength ⁇ of the laser beam is 308 nm, the thickness D of the silicon oxide layer 207 is preferably 26 nm or less.
- the surface roughness of the semiconductor layer 210 of the thin film diode 228 can be made larger than the surface roughness of the semiconductor layer 209 of the thin film transistor 227. Therefore, for example, in the thin film diode 228 used as the optical sensor TFD, reflection by the surface of the semiconductor layer 210 is suppressed, and sensitivity to light is increased. As a result, the bright current increases and the light / dark ratio, which is the SN ratio, is improved. On the other hand, since the surface roughness of the semiconductor layer 209 of the thin film transistor 227 is kept small, the breakdown voltage characteristics of the gate insulating film and the reliability against gate bias stress can be increased, and the field-effect mobility can also be improved. As described above, the element characteristics can be optimized by changing only the surface roughness without greatly changing the crystallinity of the semiconductor layer 209 of the thin film transistor 227 and the semiconductor layer 210 of the thin film diode 228.
- the semiconductor layers 209 and 210 are crystalline semiconductor layers crystallized using a catalytic element. For this reason, transistor characteristics can be improved as compared with the semiconductor device of the first embodiment. Therefore, when a circuit is formed using the thin film diode 228, integration and compactness of the circuit portion can be realized. In the display device, when the thin film diode 228 is used as a switching element for a pixel, the aperture ratio of the pixel portion can be improved.
- the semiconductor device of this embodiment has the same configuration as the semiconductor device (FIG. 1) of the first embodiment. However, it differs from the first embodiment in that the manufacturing process is further simplified by using the pattern of the light shielding layer.
- a light shielding layer 302 is patterned on a substrate 301, and a silicon nitride film 303 and a silicon oxide film 304 are formed as a base film. Subsequently, an amorphous silicon film 305 is formed.
- the formation method is the same as the method described above with reference to FIG.
- a silicon oxide film (thickness: 20 nm) 306 is deposited on the amorphous silicon film 305 by using, for example, a plasma CVD method, and then a photoresist 307 is applied. To do. Next, exposure 308 is performed on the photoresist 307 from the back side of the substrate 301. At this time, a portion of the photoresist 307 that overlaps the light shielding layer 302 is not exposed.
- laser light 311 is irradiated from above the silicon oxide layer 310.
- an XeCl excimer laser beam having a wavelength of 308 nm is used as the laser beam 311 at this time.
- the beam size of the laser beam 311 is formed to be a long shape on the surface of the substrate 301, and the entire surface of the substrate is crystallized by sequentially scanning in a direction perpendicular to the long direction. Thereby, the amorphous silicon film 305 is crystallized to obtain a crystalline silicon film.
- the region 305b covered with the silicon oxide layer 310 has a larger surface roughness than the region 305a not covered with the silicon oxide layer 310. Note that the crystallinity and crystal grain size of the regions 305b and 305a are substantially equal.
- the irradiation with the laser light 311 is preferably performed in an inert atmosphere such as nitrogen. Thereby, the surface roughness of the region 305a can be further reduced.
- a semiconductor layer 312 to be an active region of the later TFT is formed using the region 305a of the crystalline silicon film, and the region 305b is formed.
- a semiconductor layer 313 to be an active region of a later TFD is formed by using.
- the TFT and the TFD are respectively formed by using the semiconductor layers 312, 313 in the same manner as described above with reference to FIGS. 3 (E) to 3 (H) of the first embodiment. Make it.
- the same effect as the first embodiment can be obtained.
- the patterning of the oxide film (silicon oxide film) 306 used to partially vary the surface roughness of the crystalline silicon film is performed by backside exposure using the pattern of the light shielding layer 302, the manufacturing process is performed. Can be shortened. Specifically, the number of photomasks used can be reduced by one compared to the method of the first embodiment. Therefore, the effects of the present invention can be obtained without significantly increasing the number of manufacturing steps as compared with the conventional process.
- an amorphous silicon film is once crystallized entirely by a first laser irradiation to form a crystalline silicon film.
- ridges are present substantially uniformly over the entire surface of the crystalline silicon film.
- an oxide layer is provided on the portion of the crystalline silicon film that becomes the active region of the TFD, and only the surface of the portion that becomes the active region of the TFT is irradiated with laser light (second laser irradiation).
- the second laser irradiation step is preferably performed in a state where the crystal state before irradiation is maintained.
- a light shielding layer 402 is formed over a substrate 401, and then a silicon nitride film 403 and a silicon oxide film 404 are formed as a base film. Subsequently, an amorphous semiconductor film (here, an amorphous silicon film) 405 is formed.
- the formation method is the same as the method described above with reference to FIG.
- laser light 406 is irradiated from above the substrate 401 to crystallize the amorphous silicon film 405 to obtain a crystalline silicon film 405a (first laser irradiation).
- a ridge generated in the process of melting and solidifying the amorphous silicon film 405 exists on the surface of the crystalline silicon film 405a.
- a crystalline silicon film 405a having a larger surface roughness and good crystallinity (for example, a large crystal grain size) can be obtained.
- the thin film oxidation treatment may be performed by cleaning the surface of the amorphous silicon film 405 using ozone water.
- the irradiation with the laser light 406 is preferably performed in an atmosphere containing oxygen.
- crystallinity of the crystalline semiconductor film 405a can be further increased (a crystal grain size can be increased).
- an island-shaped oxide layer (silicon oxide layer) 407 is formed on the portion of the crystalline silicon film 405a that becomes the active region of the TFD.
- the silicon oxide layer 407 is formed by depositing a silicon oxide film and patterning the silicon oxide film by a method similar to the method described above with reference to FIG.
- the patterning of the silicon oxide film may be performed by a self-alignment process using the pattern of the light shielding layer 402 in the same manner as described above with reference to FIGS. 7B to 8D.
- the thickness of the silicon oxide layer 407 is, for example, 20 nm.
- the crystalline silicon film 405a is irradiated with laser light 408 from above the substrate 401 (second laser irradiation).
- the region 405b of the crystalline silicon film 405a that is not covered with the silicon oxide layer 407 has a reduced surface roughness and is flattened.
- the surface roughness after the first laser irradiation is maintained.
- the silicon oxide layer 407 exhibits the same effect as the oxide layer in the first embodiment, so that the surface roughness of the region 405c can be further increased.
- XeCl excimer laser light having a wavelength of 308 nm is used as the laser light 408.
- the beam size of the laser beam 408 is formed to be a long shape on the surface of the substrate 401, and the entire surface of the substrate is irradiated by sequentially scanning in the direction perpendicular to the long direction. Further, the irradiation energy of the laser beam 408 for the purpose of planarization in this step is set to be equal to or larger than the irradiation energy at the first laser irradiation for crystallization. If it is lower than this, a sufficient planarization effect cannot be obtained.
- the crystallinity obtained by the first laser irradiation is reset, so that it is +0 mJ / cm 2 to +30 mJ / cm 2 with respect to the irradiation energy at the first laser irradiation. It is preferable.
- the thickness D (nm) of the silicon oxide layer 407 is calculated by assuming that the refractive index of the silicon oxide layer 407 is n and the wavelength of the laser light is ⁇ (nm), D ⁇ ⁇ / ( 4 ⁇ n) ⁇ 0.5 is preferably set so as to satisfy. Thereby, the antireflection effect of the silicon oxide layer 407 can be suppressed, and the influence on the crystallinity due to the second laser irradiation can be suppressed. As a result, it is possible to vary only the surface roughness while keeping the crystalline states of the regions 405b and 405c of the crystalline silicon film substantially the same. Since the refractive index n of the silicon oxide film used in this embodiment is 1.46 and the wavelength ⁇ of the laser beam is 308 nm, the thickness D is preferably 26 nm or less.
- the second irradiation with the laser beam 408 be performed in an inert atmosphere such as nitrogen because the surface roughness of the region 405b can be further reduced.
- the energy density of the laser beam 408 at this time is preferably set in a range in which the crystalline state of the crystalline silicon film 405a is not completely reset. Thereby, the crystallinity of the region 405b and the region 405c can be made substantially equal and higher.
- the crystalline silicon film is separated into islands, and a semiconductor layer 409 to be an active region of the later TFT is formed using the region 405b. Then, a semiconductor layer 410 to be an active region of a later TFD is formed using the region 405c.
- the TFT and TFD are respectively formed by using the semiconductor layers 409 and 410 in the same manner as described above with reference to FIGS. 3 (E) to 3 (H) of the first embodiment. (Photosensor TFD) is manufactured.
- the same effect as the first embodiment can be obtained. That is, in the optical sensor TFD, reflection from the surface of the semiconductor layer 410 is suppressed, and sensitivity to light is increased. As a result, the bright current increases and the light / dark ratio, which is the SN ratio, is improved.
- the TFT since the surface of the semiconductor layer 409 is planarized, the breakdown voltage characteristics of the gate insulating film and the reliability against gate bias stress can be improved, and the field effect mobility can be improved. Therefore, the device characteristics of TFT and TFD can be optimized according to the respective requirements.
- a crystalline silicon film 405a having a large surface roughness and excellent crystallinity is formed, only necessary portions are flattened.
- a crystalline silicon film 405a having uniform and high crystallinity is formed over the entire surface of the substrate 401 by the first laser irradiation, and the TFT and TFD semiconductor layers 409 and 410 are formed using the crystalline silicon film 405a. obtain. Accordingly, the crystallinity of these semiconductor layers 409 and 410 can be controlled substantially equally. Furthermore, since the two parameters of crystallinity and surface roughness can be controlled in separate steps in terms of process, there is an advantage that process control and quality control can be easily performed.
- the surface roughness of the semiconductor layers 409 and 410 is not particularly limited.
- the arithmetic average roughness Ra of the semiconductor layer 409 serving as the active region of the TFT is 1 to 3 nm.
- the maximum height Rz is 10 to 20 nm
- the arithmetic average roughness Ra of the semiconductor layer 410 serving as the TFD active region is 6 to 10 nm
- the maximum height Rz is 60 to 100 nm.
- the photosensitivity (bright current value) of the TFD formed using the semiconductor layer 410 is determined using the semiconductor layer having the same surface roughness as the TFT.
- the light sensitivity of the formed thin film diode is improved by about 1.5 times.
- the method of manufacturing a semiconductor device according to the present embodiment is characterized in that the entire crystalline semiconductor film crystallized using a catalyst element is irradiated with laser light to be recrystallized, and the crystalline semiconductor film after recrystallization is used.
- the present embodiment differs from the manufacturing method of the second embodiment in that only the surface of the portion that becomes the active region of the TFT is planarized.
- solid phase crystallization is performed using a catalytic element on an amorphous silicon film to obtain a first crystalline silicon film, and then laser light irradiation (first laser irradiation) is performed.
- the entire crystalline silicon film is recrystallized once.
- the obtained second crystalline silicon film has substantially uniform crystallinity, and a ridge is formed over the entire surface.
- the surface of the second crystalline silicon film is planarized by irradiating only the surface of the portion that becomes the active region of the TFT (second laser irradiation).
- the second laser irradiation step is preferably performed in a state where the crystal state before irradiation is maintained.
- a silicon nitride film 503 and a silicon oxide film 504 are formed as a base film.
- an amorphous semiconductor film (amorphous silicon film) 505 is formed, and a catalytic element (here, nickel) 506 is added to the surface thereof.
- the method for forming the light shielding layer 502, the base films 503 and 504, the amorphous silicon film 505, and the method for adding nickel 506 are the same as those described above with reference to FIG.
- the amorphous silicon film 505 is subjected to heat treatment, and solid phase crystal growth is performed using nickel 506 as a nucleus.
- the heat treatment is performed by a method similar to the method described above with reference to FIG. As a result, a first crystalline silicon film 505a is obtained.
- the first crystalline silicon film 505a is irradiated with laser light 507 from above the substrate 501 (first laser irradiation).
- the first crystalline silicon film 505a is recrystallized to become a higher quality second crystalline silicon film 505b. Ridge-like irregularities exist on the entire surface of the second crystalline silicon film 505b.
- the laser light 507 for example, XeCl excimer laser light having a wavelength of 308 nm can be used.
- the beam size of the laser beam 507 is formed to be a long shape on the surface of the substrate 501, and the entire surface of the substrate can be recrystallized by sequentially scanning in a direction perpendicular to the long direction. it can.
- the surface of the crystalline silicon film 505a is thin-film oxidized with ozone water or the like.
- a crystalline silicon film 505b having a large surface roughness and higher crystallinity (for example, a large crystal grain size) can be obtained.
- the thin film oxidation treatment may be performed by cleaning the surface of the crystalline silicon film 505a with ozone water.
- the irradiation with the laser light 507 is preferably performed in an atmosphere containing oxygen.
- the crystallinity of the crystalline semiconductor film 505b can be further increased (the crystal grain size can be increased).
- an island-shaped oxide layer (here, a silicon oxide layer) 508 is formed on the second crystalline silicon film 505b on the region serving as the TFD active region.
- the thickness D of the silicon oxide layer 508 is 20 nm.
- the silicon oxide layer 508 is formed by depositing a silicon oxide film and patterning the silicon oxide film by a method similar to the method described above with reference to FIG. The patterning of the silicon oxide film may be performed by a self-alignment process using the pattern of the light shielding layer 502 in the same manner as described above with reference to FIGS. 7B to 8D.
- the crystalline silicon film 505b is irradiated with laser light 509 from above the substrate 501 (second laser irradiation).
- the surface roughness is reduced and flattened.
- the surface roughness after the first laser irradiation is maintained, or the surface roughness is further increased depending on the irradiation energy of the laser light 509.
- the irradiation energy of the laser beam 509 for the purpose of planarization in this step is set to be equal to or higher than the irradiation energy at the first laser irradiation. If it is lower than this, a sufficient planarization effect cannot be obtained. However, if it is too high, the crystallinity obtained by the first laser irradiation is reset, so that it is +0 mJ / cm 2 to +30 mJ / cm 2 with respect to the irradiation energy at the first laser irradiation. It is preferable.
- XeCl excimer laser light having a wavelength of 308 nm is used as the laser light 509.
- the beam size of the laser beam 509 is formed to be a long shape on the surface of the substrate 501, and the entire surface of the substrate is irradiated by sequentially scanning in the direction perpendicular to the long direction.
- the thickness D (nm) of the silicon oxide layer 508, the refractive index n of the silicon oxide layer 508, and the wavelength ⁇ (nm) of the laser beam are D ⁇ ⁇ / (4 ⁇ n) ⁇ . It is preferable to set the thickness D so as to satisfy 0.5. Thereby, the antireflection effect of the silicon oxide layer 508 can be suppressed, and the influence on the crystallinity due to the second laser irradiation can be suppressed. As a result, it is possible to vary only the surface roughness while keeping the crystalline states of the regions 505c and 505d of the crystalline silicon film substantially the same. Since the refractive index n of the silicon oxide film used in this embodiment is 1.46 and the wavelength ⁇ of the laser beam is 308 nm, the thickness D is preferably 26 nm or less.
- the second irradiation with the laser beam 509 be performed in an inert atmosphere such as nitrogen because the surface roughness of the region 505c can be further reduced.
- the energy density of the laser beam 509 at this time is preferably set in a range in which the crystalline state of the crystalline silicon film 505b is not completely reset. Thereby, the crystallinity of the region 505c and the region 505d can be made substantially equal and higher.
- the crystalline silicon film is separated into islands, and a semiconductor layer 510 serving as an active region of the later TFT is formed using the region 505c.
- a semiconductor layer 511 to be an active region of a later TFD is formed using 505d.
- the TFT and TFD are respectively formed using the semiconductor layers 510 and 511 in the same manner as described above with reference to FIGS. 5 (F) to 6 (J) in the second embodiment.
- (Photosensor TFD) is manufactured.
- the same effect as that of the second embodiment can be obtained. That is, in the optical sensor TFD, reflection from the surface of the semiconductor layer 511 is suppressed, and sensitivity to light is increased. As a result, the bright current increases and the light / dark ratio, which is the SN ratio, is improved.
- the TFT since the surface of the semiconductor layer 510 is flattened, the breakdown voltage characteristics of the gate insulating film and the reliability against gate bias stress can be improved, and the field effect mobility can also be improved. Therefore, the device characteristics of TFT and TFD can be optimized according to the respective requirements. Further, the semiconductor layers 510 and 511 are crystalline semiconductor layers crystallized using a catalytic element.
- transistor characteristics can be improved as compared with the semiconductor device of the first embodiment. Therefore, when a circuit is formed using the TFT in the present embodiment, integration and compactness of the circuit portion can be realized. Further, in the display device, when the TFT in this embodiment is used as a pixel switching element, the aperture ratio of the pixel portion can be improved.
- a crystalline silicon film 505b having a large surface roughness due to ridges and excellent crystallinity is formed, only necessary portions are flattened.
- a crystalline silicon film 505b having uniform crystallinity is formed over the entire surface of the substrate 501 by the first laser irradiation, and TFT and TFD semiconductor layers 510 and 511 are obtained using this crystalline silicon film 505b. . Therefore, the crystallinity of these semiconductor layers 510 and 511 can be controlled substantially equally. Furthermore, since the two parameters of crystallinity and surface roughness can be controlled in separate steps in terms of process, there is an advantage that process control and quality control can be easily performed.
- the semiconductor device of this embodiment is an active matrix substrate of a display device having a photosensor function, and includes a circuit portion including a plurality of TFTs, a pixel portion including a plurality of pixels (also referred to as a display region), and a photosensor TFD.
- the optical sensor unit is included on the same substrate.
- the circuit unit includes an N-channel TFT and a P-channel TFT.
- a TFT having a GOLD (Gate overlapped LDD) structure with high reliability against hot carrier deterioration is used as the N-channel TFT.
- GOLD Gate overlapped LDD
- the P-channel TFT a so-called single drain TFT without an LDD region is used.
- the pixel portion is provided in each pixel and includes a TFT (pixel TFT) functioning as a switching element and an auxiliary capacitor connected thereto.
- a TFT pixel TFT
- an TFT having an LDD structure having an LDD region provided offset from the gate electrode to the source / drain region side is used in order to reduce off current.
- a structure in which two gate electrodes are arranged in series with respect to one semiconductor layer. It is preferable to have.
- the TFT and TFD semiconductor layers are formed using a crystalline semiconductor film obtained by crystallizing the same amorphous semiconductor film. Further, in the crystallization process of the amorphous semiconductor film or the planarization process of the crystalline semiconductor film, the surface roughness of the region that becomes the semiconductor layer of the optical sensor TFD in the crystalline semiconductor film is made larger than that of the other regions. Accordingly, the surface roughness of the semiconductor layer of the N-channel TFT, the semiconductor layer of the P-channel TFT, the semiconductor layer of the pixel TFT, and the semiconductor layer serving as the lower electrode of the auxiliary capacitance portion is the surface of the semiconductor layer of the photosensor TFD. Less than roughness.
- any of the methods of the first to fifth embodiments described above can be applied to the formation of semiconductor layers having different surface roughnesses.
- a method of manufacturing the semiconductor device by applying the method of the fourth embodiment (FIG. 9) will be specifically described.
- a silicon nitride film 603 and a silicon oxide film 604 are formed as a base film.
- an amorphous semiconductor film (amorphous silicon film) 605 is formed. The method for forming these films is the same as the method described above with reference to FIG.
- the amorphous silicon film 605 is irradiated with laser light 606 from above the substrate 601 to be crystallized to obtain a crystalline silicon film 605a (first laser irradiation).
- first laser irradiation As shown in the drawing, ridge-shaped surface irregularities are uniformly formed on the surface of the crystalline silicon film 605a.
- the method and conditions for the first laser irradiation are the same as those described in the fourth embodiment (FIG. 9B).
- the laser beam 606 it is preferable to oxidize the surface of the amorphous silicon film 605 with ozone water or the like before irradiating the laser beam 606, as in the fourth embodiment. Further, it is preferable that the laser beam 606 be irradiated in an atmosphere containing oxygen. Thereby, the crystallinity of the crystalline silicon film 605a can be further increased (the crystal grain size is increased).
- an island-shaped oxide layer (here, a silicon oxide layer) 607 is formed only on the portion of the crystalline silicon film 605a that becomes the active region of the TFD.
- a silicon oxide film is formed on the entire surface of the substrate 601, and the silicon oxide layer 607 is formed by patterning the silicon oxide film.
- the patterning of the silicon oxide film may be performed using backside exposure using the pattern of the light shielding layer 602 in the same manner as described above with reference to FIGS. 7B to 8D.
- the thickness of the silicon oxide layer 607 is, for example, 20 nm.
- the crystalline silicon film 605a is irradiated with laser light 608 from above the substrate 601 (second laser irradiation).
- a region 605b in which the surface roughness is reduced (flattened) is formed in a portion of the crystalline silicon film 605a that is not covered with the silicon oxide layer 607.
- the surface roughness after the first laser irradiation is maintained, or the surface roughness is further increased depending on the irradiation energy of the laser beam 608, and the region 605b.
- XeCl excimer laser light having a wavelength of 308 nm is used as the laser light 608.
- the beam size of the laser beam 608 is formed to be a long shape on the surface of the substrate 601, and the entire surface of the substrate is irradiated by scanning sequentially in a direction perpendicular to the long direction.
- the natural oxide film on the region of the crystalline silicon film 605a that is not covered with the silicon oxide layer 607 is removed. Is preferred. Thereby, the surface roughness of the region 605b can be further reduced. Further, it is preferable to perform the second irradiation with the laser beam 608 in an inert atmosphere such as nitrogen because the surface roughness of the region 605b can be further reduced.
- a semiconductor layer 609n to be an active region of the later N-channel TFT is formed using the region 605b of the crystalline silicon film, A semiconductor layer 609p serving as an active region of the P-channel TFT, a semiconductor layer serving as an active region of a later pixel TFT, and a semiconductor layer 609g serving as a lower electrode of the auxiliary capacitor are formed.
- a semiconductor layer 609d to be an active region of the later photosensor TFD is formed using the region 605c.
- a gate insulating film 610 is formed so as to cover these semiconductor layers 609n, 609p, 609g, and 609d.
- doping masks 611n, 611p, 611g, and 611d of photoresist are formed on the gate insulating film 610.
- the doping mask 611n is disposed so as to cover a portion to be a channel region in the semiconductor layer 609n.
- the doping mask 611g is disposed so as to cover the semiconductor layer 609g except for a portion serving as an auxiliary capacitor.
- the doping masks 611p and 611d are disposed so as to cover the entire semiconductor layers 609p and 609d, respectively.
- the first low-concentration n-type impurity (phosphorus) 612 is doped into portions of the semiconductor layers 609n and 609g that are not covered with the doping masks 611n and 611g.
- the doping gas phosphine (PH 3 ) is used, the acceleration voltage is set to 60 to 90 kV, for example, 70 kV, and the dose amount is set to 1 ⁇ 10 12 to 1 ⁇ 10 14 cm ⁇ 2 , for example, 2 ⁇ 10 13 cm ⁇ 2 .
- the first low-concentration n-type region 613n is formed in a part of the semiconductor layer 609n (the portion that becomes the source / drain region and the LDD region) that becomes the active region of the N-channel TFT.
- the first low-concentration n-type region 613g is formed in the active region of the pixel TFT and a part of the semiconductor layer 609g serving as the auxiliary capacitor (portion serving as the auxiliary capacitor). In other regions, low-concentration phosphorus 612 is not implanted.
- gate electrodes 614n and 614p are formed over the semiconductor layers 609n and 609p, respectively, and the semiconductor layer 609g is formed.
- two gate electrodes 614g and an upper electrode 614s of the auxiliary capacitance portion are formed.
- a resist mask 615 is provided so as to cover the entire TFD semiconductor layer 609d.
- the gate electrode 614n is arranged so as to overlap with a part of the semiconductor layer 609n which becomes a channel region and a part of the low concentration n-type region 613n on both sides thereof.
- the gate electrode 614p is disposed so as to overlap with a portion to be a channel region in the semiconductor layer 609p.
- the gate electrode 614g is disposed so as to overlap with two portions of the semiconductor layer 609g that serve as a channel region.
- the semiconductor layers 609n, 609p, and 609g are doped with a second n-type impurity (phosphorus) 616 at a low concentration.
- a second n-type impurity (phosphorus) 616 As the doping gas, phosphine (PH 3 ) is used, the acceleration voltage is set to 60 to 90 kV, for example, 70 kV, and the dose amount is set to 1 ⁇ 10 12 to 1 ⁇ 10 14 cm ⁇ 2 , for example, 2 ⁇ 10 13 cm ⁇ 2 .
- second low-concentration n-type regions 617n, 617p, and 617g are formed in portions of these semiconductor layers 609n, 609p, and 609g that are not covered with the gate electrodes 614n, 614p, and 614s and the upper electrode 614s, respectively. Is done.
- new resist masks 618p, 618g, and 618d are formed over the semiconductor layers 609p, 609g, and 609d, respectively, as shown in FIG.
- the resist mask 618p is formed so as to cover the entire semiconductor layer 609p.
- the resist mask 618g is disposed so as to cover each gate electrode 614g on the semiconductor layer 609g and portions located at both ends of each gate electrode 614g in the second low-concentration n-type region 617g.
- the resist mask 618d is disposed so as to cover the semiconductor layer 609d except for the portion that becomes the n-type region.
- n-type impurity (phosphorus) 619 is doped at a high concentration.
- the doping gas phosphine (PH 3 ) is used, the acceleration voltage is set to 60 to 90 kV, for example, 70 kV, and the dose amount is set to 1 ⁇ 10 15 to 1 ⁇ 10 16 cm ⁇ 2 , for example, 5 ⁇ 10 15 cm ⁇ 2 .
- a source / drain region 620n is formed in a portion of the semiconductor layer 609n serving as an active region of the N-channel TFT that is not covered with the gate electrode 614n, and the gate electrode 614n in the second low-concentration n-type region.
- the portion that is covered and not implanted with phosphorus 619 becomes the GOLD region 621n.
- the portion sandwiched between the GOLD regions 621n and into which neither phosphorus nor boron is implanted becomes a channel region 626n.
- phosphorus 619 is not implanted into the semiconductor layer 609p which becomes an active region of the P-channel TFT.
- the portion of the semiconductor layer 609g serving as the active region of the pixel TFT and the auxiliary capacitor that is not covered with the resist mask 618g and into which phosphorus 619 is implanted at a high concentration becomes the source / drain region 620g.
- the portion of the second low-concentration n-type region that is covered with the resist mask 618g and is not implanted with phosphorus 619 becomes the LDD region 622g.
- a portion of the semiconductor layer 609g covered with the gate electrode 614g becomes a channel region 626g, and a portion covered with the upper electrode 614s remains as a first low-concentration n-type region and becomes a lower electrode 621g of an auxiliary capacitor.
- an n-type region 620d is formed in a portion of the semiconductor layer 609d serving as an active region of the TFD that is not covered with the resist mask 618d.
- an LDD region overlapped by a gate electrode is referred to as a “GOLD region”, and an LDD region that is not overlapped (offset) by the gate electrode (simply referred to as an “LDD region”). Distinguish.
- the resist masks 618p, 618g, and 618d are removed, and new resist masks 623n, 623g, and 623d are formed over the semiconductor layers 609n, 609g, and 609d, respectively, as illustrated in FIG.
- the resist masks 623n and 623g are formed so as to cover the entire semiconductor layers 609n and 609g.
- the resist mask 623d is disposed so as to cover the semiconductor layer 609d except for the portion that becomes the p-type region.
- p-type impurity (boron) 624 is doped at a high concentration.
- Diborane (B 2 H 6 ) is used as a doping gas, the acceleration voltage is 40 kV to 90 kV, for example 75 kV, and the dose is 1 ⁇ 10 15 to 1 ⁇ 10 16 cm ⁇ 2 , for example 3 ⁇ 10 15 cm ⁇ 2 .
- source / drain regions 625p are formed in portions not covered with the gate electrode 614p. A portion of the semiconductor layer 609p that is covered with the gate electrode 614p and is not implanted with boron 624 becomes a channel region 626p.
- High-concentration boron 624 is not implanted into the semiconductor layers 609n and 609g. In the TFD semiconductor layer 609d, high-concentration boron 624 is partially implanted to form a p-type region 625d. A portion of the semiconductor layer 609d where neither phosphorus nor boron is implanted is an intrinsic region 626d.
- heat treatment for activating the impurities (phosphorus and boron) implanted into each semiconductor layer is performed.
- the method and conditions for the activation process may be the same as the methods and conditions described in the first embodiment (FIG. 3G), for example.
- a silicon nitride film 627 and a silicon oxide film 628 are formed in this order as an interlayer insulating film. If necessary, heat treatment for hydrogenation may be performed. Thereafter, contact holes are formed in the interlayer insulating films 627 and 628 by the same method as described above with reference to FIG. 3H, and electrodes and wirings 629n, 629p, 629g, and 629d are formed.
- an n-channel thin film transistor 630, a p-channel thin film transistor 631, a pixel thin film transistor 632, an auxiliary capacitor 633, and a thin film diode 634 are obtained.
- contact holes are also provided on the gate electrodes of the thin film transistors 630 and 631 constituting the circuit, and the TFTs may be connected to the source / drain regions or gate electrodes of other TFTs on the substrate using the source / drain wirings. Good. Moreover, you may provide a protective film on these elements as needed.
- the surface roughness of the semiconductor layer of the thin film diode 634 can be made larger than the surface roughness of the semiconductor layers of the thin film transistors 630 to 632 as in the above-described embodiment. Therefore, in the thin film diode 634, the sensitivity to light can be increased, and the SN ratio can be improved. In the thin film transistors 630 to 632, reliability can be improved and field effect mobility can be improved.
- the breakdown voltage characteristics of the capacitor portion can be improved, and as a result, the defect rate due to the leakage of the capacitor is reduced. be able to.
- the element characteristics of the thin film transistors 630 to 632 and the thin film diode 634 are optimized according to the respective applications.
- the surface roughness of the semiconductor layers 609n, 609p, 609g, and 609d in this embodiment is not particularly limited.
- 609p and 609g have an arithmetic average roughness Ra of 1 to 3 nm, a maximum height Rz of 10 to 20 nm, an arithmetic average roughness Ra of the semiconductor layer 609d serving as an active region of the TFD is 6 to 10 nm, and a maximum height Rz of 60 ⁇ 100 nm.
- the light sensitivity (bright current value) of the thin film diode 634 formed using the semiconductor layer 609d has a surface roughness equivalent to that of the thin film transistors 630 to 632.
- the light sensitivity of the thin film diode formed by using the layer is improved about 1.5 times.
- the manufacturing process is performed. This is preferable because it can be further simplified.
- CMOS structure TFT CMOS structure TFT
- an n-type impurity doping process is simultaneously performed on the thin film diode 634 and the thin film transistor 630.
- the thin film diode 634 and the thin film transistor 631 can be simultaneously doped with p-type impurities, which is more advantageous.
- the display device having the sensor function is, for example, a liquid crystal display device with a touch sensor, and includes a display region and a frame region located around the display region.
- the display area has a plurality of display units (pixels) and a plurality of photosensor units.
- Each display unit includes a pixel electrode and a pixel switching TFT, and each photosensor unit includes a TFD.
- a display drive circuit for driving each display unit is provided in the frame region, and a drive circuit TFT is used as the drive circuit.
- the pixel switching TFT, the driving circuit TFT, and the TFD of the optical sensor unit are formed on the same substrate by the method described in the first to sixth embodiments.
- at least the pixel switching TFT among TFTs used in the display device may be formed on the same substrate as the TFD of the photosensor portion by the above method. Alternatively, it may be separately provided on another substrate.
- the optical sensor unit is disposed adjacent to a corresponding display unit (for example, primary color pixels).
- a corresponding display unit for example, primary color pixels.
- One photosensor unit may be arranged for one display unit, or a plurality of photosensor units may be arranged. Or you may arrange
- one optical sensor unit can be provided for a color display pixel composed of three primary color (RGB) pixels.
- RGB primary color
- the sensitivity of the TFD constituting the optical sensor unit may be reduced. Therefore, no color filter is provided on the observer side of the optical sensor unit. It is preferable.
- a display device to which an ambient light sensor for controlling display brightness in accordance with the illuminance of external light can be configured by arranging a TFD for an optical sensor in a frame region.
- the optical sensor unit can also function as a color image sensor.
- FIG. 15 is a circuit diagram showing an example of the configuration of the optical sensor unit arranged in the display area.
- the optical sensor unit includes an optical sensor thin film diode 701, a signal storage capacitor 702, and a thin film transistor 703 for extracting a signal stored in the capacitor 702. After the RST signal is input and the RST potential is written to the node 704, when the potential of the node 704 is decreased due to light leakage, the gate potential of the thin film transistor 703 is changed to open and close the TFT gate. Thereby, the signal VDD can be taken out.
- FIG. 16 is a schematic cross-sectional view showing an example of an active matrix type touch panel liquid crystal display device.
- one optical touch sensor unit including the optical sensor unit is arranged for each pixel.
- the liquid crystal display device shown in the figure includes a liquid crystal module 802 and a backlight 801 disposed on the back side of the liquid crystal module 802.
- the liquid crystal module 802 includes, for example, a light-transmitting back substrate, a front substrate disposed so as to face the back substrate, and a liquid crystal layer provided between these substrates. Composed.
- the liquid crystal module 802 includes a plurality of display portions (primary color pixels), and each display portion includes a pixel electrode (not shown) and a pixel switching thin film transistor 805 connected to the pixel electrode. Yes.
- an optical touch sensor unit including a thin film diode 806 is disposed adjacent to each display unit.
- a color filter is disposed on the viewer side of each display unit, but no color filter is provided on the viewer side of the optical touch sensor unit.
- a light shielding layer 807 is disposed between the thin film diode 806 and the backlight 801. Light from the backlight 801 is shielded by the light shielding layer 807 and does not enter the thin film diode 806, and only the external light 804 is present in the thin film diode 806. Is incident on. The incident of the external light 804 is sensed by the thin film diode 806, and an optical sensing touch panel is realized. Note that the light shielding layer 807 may be arranged so that at least light from the backlight 801 does not enter the intrinsic region of the thin film diode 806.
- FIG. 17 is a schematic plan view showing an example of a rear substrate in an active matrix type touch panel liquid crystal display device.
- the liquid crystal display device of the present embodiment is composed of a large number of pixels (R, G, B pixels), but only two pixels are shown here for the sake of simplicity.
- Each of the rear substrates 1000 is disposed adjacent to each of the plurality of display portions (pixels) each including the pixel electrode 22 and the pixel switching thin film transistor 24, and includes a photosensor photodiode 26 and a signal storage capacitor 28. And an optical touch sensor unit including an optical sensor follower thin film transistor 29.
- the thin film transistor 24 has, for example, the same configuration as the TFT described in the third embodiment, that is, a dual gate LDD structure having two gate electrodes and an LDD region.
- the source region of the thin film transistor 24 is connected to the pixel source bus line 34, and the drain region is connected to the pixel electrode 22.
- the thin film transistor 24 is turned on / off by a signal from the pixel gate bus line 32.
- display is performed by applying a voltage to the liquid crystal layer by the pixel electrode 22 and the counter electrode formed on the front substrate disposed to face the back substrate 1000 and changing the alignment state of the liquid crystal layer.
- the photosensor photodiode 26 has the same configuration as the TFD described in the third embodiment, for example, and is located between the p + type region 26p, the n + type region 26n, and the regions 26p and 26n. And an intrinsic region 26i.
- the signal storage capacitor 28 has a gate electrode layer and a Si layer as electrodes, and a capacitance is formed by a gate insulating film.
- the p + -type region 26p in the photosensor photodiode 26 is connected to the RST signal line 36 for photosensors, and the n + -type region 26n is connected to the lower electrode (Si layer) in the signal storage capacitor 28. 28 is connected to the optical sensor RWS signal line 38.
- n + -type region 26 n is connected to the gate electrode layer in the photosensor follower thin film transistor 29.
- the source and drain regions of the photosensor follower thin film transistor 29 are connected to the photosensor VDD signal line 40 and the photosensor COL signal line 42, respectively.
- the photosensor photodiode 26, the signal storage capacitor 28, and the photosensor follower thin film transistor 29 correspond to the thin film diode 701, the capacitor 702, and the thin film transistor 703 of the drive circuit shown in FIG. It constitutes the drive circuit for the optical sensor. The operation at the time of optical sensing by this drive circuit will be described below.
- the RWS signal is written into the signal storage capacitor 28 by the RWS signal line 38.
- a positive electric field is generated on the n + -type region 26 n side of the photosensor photodiode 26, and the photosensor photodiode 26 is in a reverse bias state.
- the photosensor photodiode 26 present in the region of the substrate surface where light is irradiated light leaks and the charge is released to the RST signal line 36 side.
- the potential on the n + -type region 26n side is lowered, and the gate voltage applied to the photosensor follower thin film transistor 29 is changed by the potential change.
- VDD signal is applied from the VDD signal line 40 to the source side of the photosensor follower thin film transistor 29.
- the gate voltage fluctuates as described above, the value of the current flowing to the COL signal line 42 connected to the drain side changes, so that the electrical signal can be extracted from the COL signal line 42.
- the RST signal is written from the COL signal line 42 to the photosensor photodiode 26, and the potential of the signal storage capacitor 28 is reset. Optical sensing is possible by repeating the operations (1) to (5) while scanning.
- the configuration of the back substrate in the touch panel liquid crystal display device of the present embodiment is not limited to the configuration shown in FIG.
- an auxiliary capacitor (Cs) may be provided in each pixel switching TFT.
- an optical touch sensor unit is provided adjacent to each of the RGB pixels. However, as described above, one light is supplied to three pixel sets (color display pixels) composed of RGB pixels. A touch sensor unit may be arranged.
- the thin film diode 806 is arranged in the display area and used as a touch sensor.
- the thin film diode 806 is formed outside the display area and back It can also be used as an ambient light sensor for controlling the brightness of the light 801 in accordance with the illuminance of the outside light 804.
- FIG. 18 is a perspective view illustrating a liquid crystal display device with an ambient light sensor.
- the liquid crystal display device 2000 includes an LCD substrate 50 having a display area 52, a gate driver 56, a source driver 58 and an optical sensor unit 54, and a backlight 60 disposed on the back side of the LCD substrate 50.
- An area of the LCD substrate 50 that is located around the display area 52 and in which the drivers 56 and 58 and the optical sensor unit 54 are provided may be referred to as a “frame area”.
- the brightness of the backlight 60 is controlled by a backlight control circuit (not shown).
- TFTs are used for the display area 52 and the drivers 56 and 58, and TFDs are used for the optical sensor unit 54.
- the optical sensor unit 54 generates an illuminance signal based on the illuminance of external light, and inputs the illuminance signal to the backlight control circuit using a connection using a flexible substrate.
- the backlight control circuit generates a backlight control signal based on the illuminance signal and outputs it to the backlight 60.
- an organic EL display device with an ambient light sensor can be configured.
- Such an organic EL display device can have a configuration in which a display unit and a photosensor unit are arranged on the same substrate, like the liquid crystal display device shown in FIG. There is no need to provide the light 60.
- the optical sensor unit 54 is connected to the source driver 58 by wiring provided on the substrate 50, and an illuminance signal from the optical sensor unit 54 is input to the source driver 58.
- the source driver 58 changes the luminance of the display unit 52 based on the illuminance signal.
- a circuit for performing analog driving and a circuit for performing digital driving can be simultaneously formed on a glass substrate.
- the circuit has a source side driving circuit, a pixel portion, and a gate side driving circuit.
- the source side driving circuit includes a shift register, a buffer, a sampling circuit (transfer gate), and a gate side driving circuit.
- a level shifter circuit may be provided between the sampling circuit and the shift register.
- a memory and a microprocessor can be formed.
- the present invention it is possible to obtain a semiconductor device including TFTs and TFDs having good characteristics on the same substrate by using an optimum semiconductor film for each semiconductor element. Therefore, the TFT used for the driving circuit and the TFT for switching the pixel electrode have a high field effect mobility and an ON / OFF ratio, and are used as an optical sensor.
- a TFD having a high (dark current value ratio) can be manufactured in the same manufacturing process.
- each semiconductor element can be optimized. Optimal device characteristics can be realized. Further, such a high-performance semiconductor device can be manufactured by a simpler method, and not only the product can be made compact and high-performance, but also the cost can be reduced.
- the present invention can be widely applied to a semiconductor device provided with a TFT and a TFD or electronic devices in various fields having such a semiconductor device.
- the present invention may be applied to a CMOS circuit or a pixel portion in an active matrix liquid crystal display device or an organic EL display device.
- Such a display device can be used for a display screen of a mobile phone or a portable game machine, a monitor of a digital camera, or the like. Therefore, the present invention can be applied to all electronic devices in which a liquid crystal display device or an organic EL display device is incorporated.
- the present invention can be suitably used particularly for display devices such as active matrix liquid crystal display devices and organic EL display devices, image sensors, photosensors, or electronic devices that combine them.
- display devices such as active matrix liquid crystal display devices and organic EL display devices, image sensors, photosensors, or electronic devices that combine them.
- the present invention can be applied to an image sensor including a photosensor using TFD and a driving circuit using TFT.
Abstract
Description
以下、図面を参照しながら、本発明による半導体装置の第1の実施形態を説明する。本実施形態の半導体装置は、同一の基板上に形成されたnチャネル型TFTとTFDとを備えており、例えばセンサー部を備えたアクティブマトリクス型の表示装置として用いられる。
以下、図面を参照しながら、本発明による第2実施形態を説明する。本実施形態の半導体装置の製造方法は、非晶質半導体膜を結晶化する際に触媒元素を用いる点、および、結晶化後に触媒元素をゲッタリングする工程を有する点で第1実施形態の製造方法と異なっている。
以下、図面を参照しながら、本発明による半導体装置の第3実施形態を説明する。本実施形態の半導体装置は、第1実施形態の半導体装置(図1)と同様の構成を有する。ただし、遮光層のパターンを利用して製造プロセスをより簡略化している点で第1実施形態と異なっている。
以下、本発明による第4実施形態を説明する。本実施形態の半導体装置の製造方法は、レーザー照射により非晶質半導体膜全体を結晶化させた後、得られた結晶質半導体膜のうちTFTの活性領域となる部分の表面のみを平坦化する点で、第1実施形態の製造方法と異なっている。
以下、本発明による第5実施形態を説明する。本実施形態の半導体装置の製造方法は、触媒元素を用いて結晶化させた結晶質半導体膜全体にレーザー光を照射して再結晶化させる点、および、再結晶化後の結晶質半導体膜のうちTFTの活性領域となる部分の表面のみを平坦化する点で、第2実施形態の製造方法と異なっている。
以下、本発明による半導体装置の第6実施形態を説明する。前述の第1~第5実施形態では、本発明の基本形態をわかりやすく説明するために、Nチャネル型TFTと光センサーTFDとを同一基板上に形成する方法を例に、最もシンプルな構造の半導体装置の製造方法を説明した。ここでは、導電型や構成の異なる複数のTFTやTFDを同一基板上に備え、光センサー部と表示部とを有する電子機器に適用可能な半導体装置の製造方法を説明する。
本実施形態では、センサー機能を備えた表示装置を説明する。これらの表示装置は、上述した何れかの実施形態の半導体装置を用いて構成されている。
102 遮光層
103、104 下地膜
105 非晶質ケイ素膜
105a、105b 結晶質ケイ素膜の領域(結晶化領域)
108、109 島状半導体層
110 ゲート絶縁膜
111 ゲート電極
112、117 マスク
113 n型不純物(リン)
114 ソース・ドレイン領域
115 n+型領域
116 チャネル領域
118 p型不純物(ホウ素)
119 p+型領域
120 真性領域
121、122 層間絶縁膜
123 薄膜トランジスタの電極・配線
124 薄膜ダイオードの電極・配線
125 薄膜トランジスタ
126 薄膜ダイオード
Claims (33)
- チャネル領域、ソース領域およびドレイン領域を含む半導体層と、前記チャネル領域の導電性を制御するゲート電極と、前記半導体層と前記ゲート電極との間に設けられたゲート絶縁膜とを有する薄膜トランジスタ、および
少なくともn型領域とp型領域とを含む半導体層を有する薄膜ダイオード
を備えた半導体装置であって、
前記薄膜トランジスタの半導体層および前記薄膜ダイオードの半導体層は、同一の非晶質半導体膜を結晶化することによって形成された結晶質半導体層であり、
前記薄膜ダイオードの半導体層の表面にはリッジが形成されており、
前記薄膜ダイオードの半導体層の表面粗さは、前記薄膜トランジスタの半導体層の表面粗さよりも大きい半導体装置。 - 前記薄膜トランジスタの半導体層の結晶性と、前記薄膜ダイオードの半導体層の結晶性とは、略同等である請求項1に記載の半導体装置。
- 前記薄膜トランジスタの半導体層の平均結晶粒径と、前記薄膜ダイオードの半導体層の平均結晶粒径とは、略同等である請求項1または2に記載の半導体装置。
- 前記薄膜ダイオードの半導体層の表面の算術平均粗さRaは、前記薄膜トランジスタの半導体層の表面の算術平均粗さRaよりも大きい請求項1から3のいずれかに記載の半導体装置。
- 前記薄膜ダイオードの半導体層の表面の最大高さRzは、前記薄膜トランジスタの半導体層の表面の最大高さRzよりも大きい請求項1から4のいずれかに記載の半導体装置。
- 前記薄膜トランジスタの半導体層の表面にはリッジが形成されており、
前記薄膜トランジスタの半導体層の表面に形成されているリッジの平均高さは、前記薄膜ダイオードの半導体層の表面に形成されているリッジの平均高さよりも小さい請求項1から5のいずれかに記載の半導体装置。 - 前記薄膜トランジスタの半導体層の表面は実質的に平坦である請求項1から5のいずれかに記載の半導体装置。
- 前記リッジは、前記半導体層に含まれる結晶粒の境界上に存在する請求項1から7のいずれかに記載の半導体装置。
- 前記リッジは、前記半導体層における3つ以上の結晶粒の境界となる点に形成された、山状に盛り上がった部分を含む請求項8に記載の半導体装置。
- 前記薄膜トランジスタの半導体層の表面全体に亘って、表面粗さは均一である請求項1から9のいずれかに記載の半導体装置。
- 前記薄膜トランジスタの半導体層および前記薄膜ダイオードの半導体層の少なくとも一部の領域は、前記非晶質半導体膜の結晶化を促進する働きを持つ触媒元素を含む請求項1から10のいずれかに記載の半導体装置。
- 前記薄膜ダイオードは、前記薄膜ダイオードの半導体層のうち前記n型領域と前記p型領域との間に位置する真性領域をさらに含み、
前記薄膜ダイオードの半導体層において、少なくとも前記真性領域の表面粗さは、前記薄膜トランジスタの半導体層の表面粗さよりも大きい請求項1から11のいずれかに記載の半導体装置。 - 前記薄膜トランジスタは、nチャネル型薄膜トランジスタおよびpチャネル型薄膜トランジスタを含む複数の薄膜トランジスタである請求項1から12のいずれかに記載の半導体装置。
- (a1)表面に非晶質半導体膜が形成された基板を用意する工程と、
(b)前記非晶質半導体膜の一部上に酸化物層を形成する工程と、
(c)前記酸化物層の上方から前記非晶質半導体膜にレーザー光を照射して結晶化させることにより、前記非晶質半導体膜のうち前記酸化物層で覆われていない部分を結晶化させた第1結晶化領域と、前記酸化物層で覆われた部分を結晶化させた、前記第1結晶化領域よりも表面粗さの大きい第2結晶化領域とを含む結晶質半導体膜を得る工程と、
(d)前記結晶質半導体膜をパターニングして、後に薄膜トランジスタの活性領域となる第1の島状半導体層と、後に薄膜ダイオードの活性領域となる第2の島状半導体層とを形成する工程であって、前記第1の島状半導体層は前記第1結晶化領域を含み、前記第2の島状半導体層は前記第2結晶化領域を含む工程と
を包含する半導体装置の製造方法。 - (a1)表面に非晶質半導体膜が形成された基板を用意する工程と、
(a2)前記非晶質半導体膜にレーザー光を照射して、前記非晶質半導体膜を結晶化させて結晶質半導体膜を得る工程と、
(b)前記結晶質半導体膜の一部上に酸化物層を形成する工程と、
(c)前記酸化物層の上方から前記結晶質半導体膜にレーザー光を照射して、前記結晶質半導体膜のうち前記酸化物層で覆われていない部分の表面粗さを小さくすることにより、前記結晶質半導体膜のうち前記酸化物層で覆われていない部分から第1結晶化領域を形成し、前記酸化物層で覆われた部分から前記第1結晶化領域よりも表面粗さの大きい第2結晶化領域を形成する工程と、
(d)前記結晶質半導体膜をパターニングして、後に薄膜トランジスタの活性領域となる第1の島状半導体層および後に薄膜ダイオードの活性領域となる第2の島状半導体層を形成する工程であって、前記第1の島状半導体層は前記第1結晶化領域を含み、前記第2の島状半導体層は前記第2結晶化領域を含む工程と
を包含する半導体装置の製造方法。 - (a1)表面に非晶質半導体膜が形成された基板を用意する工程と、
(a2’)前記非晶質半導体膜の少なくとも一部に結晶化を促進する触媒元素を添加した後、加熱処理を行って、前記非晶質半導体膜を結晶化させて結晶質半導体膜を得る工程と、
(b)前記結晶質半導体膜の一部上に酸化物層を形成する工程と、
(c)前記酸化物層の上方から前記結晶質半導体膜にレーザー光を照射してさらに結晶化させる、あるいは再結晶化させることにより、前記結晶質半導体膜のうち前記酸化物層で覆われていない部分を結晶化させた第1結晶化領域と、前記酸化物層で覆われた部分を結晶化させた、前記第1結晶化領域よりも表面粗さの大きい第2結晶化領域とを含む結晶質半導体膜を得る工程と、
(d)前記結晶質半導体膜をパターニングして、後に薄膜トランジスタの活性領域となる第1の島状半導体層および後に薄膜ダイオードの活性領域となる第2の島状半導体層を形成する工程であって、前記第1の島状半導体層は前記第1結晶化領域を含み、前記第2の島状半導体層は前記第2結晶化領域を含む工程と
を包含する半導体装置の製造方法。 - (a1)表面に非晶質半導体膜が形成された基板を用意する工程と、
(a2’)前記非晶質半導体膜の少なくとも一部に結晶化を促進する触媒元素を添加した後、加熱処理を行って、前記非晶質半導体膜を結晶化させて結晶質半導体膜を得る工程と、
(a3’)前記結晶質半導体膜にレーザー光を照射して、前記結晶質半導体膜をさらに結晶化させる、あるいは再結晶化させる工程と、
(b)前記結晶質半導体膜の一部上に酸化物層を形成する工程と、
(c)前記酸化物層の上方から前記結晶質半導体膜にレーザー光を照射して、前記結晶質半導体膜のうち前記酸化物層で覆われていない部分の表面粗さを小さくすることにより、前記結晶質半導体膜のうち前記酸化物層で覆われていない部分から第1結晶化領域を形成し、前記酸化物層で覆われた部分から前記第1結晶化領域よりも表面粗さの大きい第2結晶化領域を形成する工程と、
(d)前記結晶質半導体膜をパターニングして、後に薄膜トランジスタの活性領域となる第1の島状半導体層および後に薄膜ダイオードの活性領域となる第2の島状半導体層を形成する工程であって、前記第1の島状半導体層は前記第1結晶化領域を含み、前記第2の島状半導体層は前記第2結晶化領域を含む工程と
を包含する半導体装置の製造方法。 - 前記工程(c)の前に、前記非晶質半導体膜のうち前記酸化物層で覆われていない部分上に形成された自然酸化膜を除去する工程をさらに含む請求項14から17のいずれかに記載の半導体装置の製造方法。
- 前記工程(c)は、窒素などの不活性ガス雰囲気中にて行われる請求項14から18のいずれかに記載の半導体装置の製造方法。
- 前記基板は透光性を有する基板であり、
前記工程(a)は、
前記基板のうち、後に薄膜ダイオードの活性領域となる第2の島状半導体層が形成される領域の下部となる部分に、前記基板の反対側の表面から入射する光を遮光するための遮光層を形成する工程と、
前記遮光層が形成された基板上に前記非晶質半導体膜を形成する工程と
を含み、
前記工程(b)は、
前記非晶質半導体膜あるいは前記結晶質半導体膜上に酸化膜を形成する工程(b1)と、
前記酸化膜上にレジスト膜を形成し、これを露光・現像してレジスト層を形成する工程(b2)と、
前記レジスト層をマスクとして前記酸化膜をエッチングすることにより、前記酸化物層を得る工程(b3)と
を含み、
前記工程(b2)は、前記遮光層をマスクとして、前記基板の前記反対側の表面から前記レジスト膜を露光する工程を含む請求項14から19のいずれかに記載の半導体装置の製造方法。 - 前記工程(b)において、前記酸化物層の厚さD(単位:nm)は、前記酸化物層の屈折率をn、前記工程(c)における前記レーザー光の波長をλ(単位:nm)とすると、D≦λ/(4×n)×0.5を満足するように設定される請求項14から20のいずれかに記載の半導体装置の製造方法。
- 前記工程(a2)の前に、前記非晶質半導体膜の表面を薄膜酸化する工程をさらに含む請求項15に記載の半導体装置の製造方法。
- 前記工程(a2)は、酸素を含む雰囲気中にて行われる請求項15または22に記載の半導体装置の製造方法。
- 前記工程(c)において、前記工程(a2)で得られた前記結晶質半導体膜の結晶状態が完全にリセットされない照射エネルギー密度で、前記レーザー光の照射を行う請求項15、22または23に記載の半導体装置の製造方法。
- 前記工程(c)において、前記工程(a2’)で得られた前記結晶質半導体膜の結晶状態が完全にリセットされない照射エネルギー密度で、前記レーザー光の照射を行う請求項16に記載の半導体装置の製造方法。
- 前記工程(a3’)の前に、前記非晶質半導体膜の表面を薄膜酸化する工程をさらに含む請求項17に記載の半導体装置の製造方法。
- 前記工程(a3’)は、酸素を含む雰囲気中にて行われる請求項17または26に記載の半導体装置の製造方法。
- 前記工程(c)において、前記工程(a3’)で得られた前記結晶質半導体膜の結晶状態が完全にリセットされない照射エネルギー密度で、前記レーザー光の照射を行う請求項17、26または27に記載の半導体装置の製造方法。
- 前記工程(a3’)において、前記工程(a2’)で得られた前記結晶質半導体膜の結晶状態が完全にリセットされない照射エネルギー密度で、前記レーザー光の照射を行う請求項17、26、27または28に記載の半導体装置の製造方法。
- 前記工程(a2’)で使用される前記触媒元素はニッケルである請求項16または17に記載の半導体装置の製造方法。
- 複数の表示部を有する表示領域と、
前記表示領域の周辺に位置する額縁領域と
を備えた表示装置であって、
薄膜ダイオードを含む光センサー部をさらに備え、
各表示部は電極および前記電極に接続された薄膜トランジスタを有し、
前記薄膜トランジスタと、前記薄膜ダイオードとは、同一の基板上に形成されており、
前記薄膜トランジスタは、チャネル領域、ソース領域およびドレイン領域を含む結晶質半導体層と、前記結晶質半導体層を覆うように設けられたゲート絶縁膜と、前記ゲート絶縁膜上に設けられ、前記チャネル領域の導電性を制御するゲート電極とを含み、
前記薄膜ダイオードは、少なくともn型領域とp型領域とを含む結晶質半導体層を含み、
前記薄膜トランジスタの半導体層および前記薄膜ダイオードの半導体層は、同一の非晶質半導体膜を結晶化することによって形成された結晶質半導体層であり、
前記薄膜ダイオードの半導体層の表面にはリッジが形成されており、
前記薄膜ダイオードの半導体層の表面粗さは、前記薄膜トランジスタの半導体層の表面粗さよりも大きい表示装置。 - 前記表示部は、バックライトと、前記バックライトから出射する光の輝度を調整するバックライト制御回路とをさらに備え、
前記光センサー部は、外光の照度に基づく照度信号を生成して前記バックライト制御回路に出力する請求項31に記載の表示装置。 - それぞれが前記光センサー部を有する複数の光タッチセンサー部を有し、前記複数の光タッチセンサー部は、それぞれ、各表示部または2以上の表示部からなるセットに対応して前記表示領域に配置されている請求項31に記載の表示装置。
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010534684A JP5314040B2 (ja) | 2008-10-23 | 2009-10-20 | 半導体装置の製造方法 |
CN2009801422953A CN102197485B (zh) | 2008-10-23 | 2009-10-20 | 半导体装置及其制造方法以及显示装置 |
EP09821786.2A EP2352169B1 (en) | 2008-10-23 | 2009-10-20 | Semiconductor device, method for manufacturing same, and display device |
BRPI0920038A BRPI0920038A2 (pt) | 2008-10-23 | 2009-10-20 | dispositivo semicondutor, processo para manufatura do mesmo e dispositivo visor. |
US13/125,865 US8999823B2 (en) | 2008-10-23 | 2009-10-20 | Semiconductor device, method for manufacturing same, and display device |
RU2011120336/28A RU2471265C1 (ru) | 2008-10-23 | 2009-10-20 | Полупроводниковое устройство, способ его изготовления и дисплейное устройство |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008273525 | 2008-10-23 | ||
JP2008-273525 | 2008-10-23 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2010047086A1 true WO2010047086A1 (ja) | 2010-04-29 |
Family
ID=42119141
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2009/005478 WO2010047086A1 (ja) | 2008-10-23 | 2009-10-20 | 半導体装置およびその製造方法ならびに表示装置 |
Country Status (7)
Country | Link |
---|---|
US (1) | US8999823B2 (ja) |
EP (1) | EP2352169B1 (ja) |
JP (1) | JP5314040B2 (ja) |
CN (1) | CN102197485B (ja) |
BR (1) | BRPI0920038A2 (ja) |
RU (1) | RU2471265C1 (ja) |
WO (1) | WO2010047086A1 (ja) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102379027A (zh) * | 2010-06-21 | 2012-03-14 | 松下电器产业株式会社 | 硅薄膜的结晶化方法以及硅薄膜晶体管器件的制造方法 |
WO2012077606A1 (ja) * | 2010-12-07 | 2012-06-14 | シャープ株式会社 | 液晶パネル |
CN103210494A (zh) * | 2010-11-10 | 2013-07-17 | 夏普株式会社 | 显示装置用基板及其制造方法、显示装置 |
KR20140073660A (ko) * | 2012-12-06 | 2014-06-17 | 엘지전자 주식회사 | 태양 전지 및 그의 제조 방법 |
KR20140117229A (ko) * | 2013-03-26 | 2014-10-07 | 엘지디스플레이 주식회사 | 폴리 실리콘 박막트랜지스터를 포함하는 유기발광 디스플레이 장치 및 이의 제조방법 |
JP2015099853A (ja) * | 2013-11-19 | 2015-05-28 | 株式会社ジャパンディスプレイ | 多結晶化方法 |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2010084725A1 (ja) * | 2009-01-23 | 2010-07-29 | シャープ株式会社 | 半導体装置およびその製造方法ならびに表示装置 |
US20120092294A1 (en) | 2010-10-18 | 2012-04-19 | Qualcomm Mems Technologies, Inc. | Combination touch, handwriting and fingerprint sensor |
US9024910B2 (en) | 2012-04-23 | 2015-05-05 | Qualcomm Mems Technologies, Inc. | Touchscreen with bridged force-sensitive resistors |
KR102072077B1 (ko) | 2013-04-15 | 2020-02-03 | 삼성디스플레이 주식회사 | 유기 발광 표시 장치 및 그 제조 방법 |
CN103715267A (zh) * | 2013-12-30 | 2014-04-09 | 京东方科技集团股份有限公司 | 薄膜晶体管、tft阵列基板及其制造方法和显示装置 |
KR102060377B1 (ko) * | 2014-01-27 | 2020-02-11 | 한국전자통신연구원 | 디스플레이 소자, 그 제조 방법, 및 이미지 센서 소자의 제조방법 |
CN104538354B (zh) * | 2014-12-31 | 2018-01-09 | 深圳市华星光电技术有限公司 | 一种ltps tft像素单元及其制造方法 |
CN105633095A (zh) * | 2016-01-04 | 2016-06-01 | 京东方科技集团股份有限公司 | 一种阵列基板及显示面板 |
JP6477592B2 (ja) * | 2016-05-13 | 2019-03-06 | 株式会社村田製作所 | セラミックコア、巻線型電子部品及びセラミックコアの製造方法 |
CN108878537B (zh) * | 2017-05-12 | 2021-02-12 | 京东方科技集团股份有限公司 | 薄膜晶体管及其制备方法、显示面板和显示装置 |
CN107768310B (zh) * | 2017-10-20 | 2020-07-14 | 京东方科技集团股份有限公司 | 一种阵列基板的制作方法、阵列基板及指纹识别器件 |
CN111902947A (zh) * | 2018-04-11 | 2020-11-06 | 堺显示器制品株式会社 | 有机el显示装置以及有机el显示装置的制造方法 |
CN110085652B (zh) * | 2019-05-27 | 2020-10-13 | 武汉华星光电半导体显示技术有限公司 | Oled基板 |
KR20210013508A (ko) * | 2019-07-26 | 2021-02-04 | 삼성디스플레이 주식회사 | 광 센서, 광 센서의 제조 방법 및 광 센서를 포함하는 표시 장치 |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6327066U (ja) * | 1986-08-05 | 1988-02-22 | ||
JPH06275807A (ja) | 1993-03-22 | 1994-09-30 | Semiconductor Energy Lab Co Ltd | 半導体回路およびその作製方法 |
JPH06275808A (ja) | 1993-03-22 | 1994-09-30 | Semiconductor Energy Lab Co Ltd | 半導体回路およびその作製方法 |
JP2003249639A (ja) * | 2002-02-22 | 2003-09-05 | Sony Corp | 光電変換装置およびその製造方法ならびに固体撮像装置ならびにその製造方法 |
JP2005072126A (ja) | 2003-08-21 | 2005-03-17 | Toshiba Matsushita Display Technology Co Ltd | 回路基板、アレイ基板、その製造方法、液晶表示装置およびその製造方法 |
JP2005347560A (ja) | 2004-06-03 | 2005-12-15 | Ulvac Japan Ltd | ポリシリコンパターンの形成方法、薄膜トランジスタの製造方法及び薄膜トランジスタ |
JP2006003857A (ja) * | 2003-08-25 | 2006-01-05 | Toshiba Matsushita Display Technology Co Ltd | 表示装置および光電変換素子 |
WO2006129428A1 (ja) * | 2005-05-31 | 2006-12-07 | Sharp Kabushiki Kaisha | フォトダイオード及び表示装置 |
JP2007288159A (ja) | 2007-03-12 | 2007-11-01 | Trustees Of Columbia Univ In The City Of New York | 逐次的横方向結晶化法による処理中及び処理後のシリコンフィルムの表面平坦化法 |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6327066A (ja) | 1986-07-18 | 1988-02-04 | Sanyo Electric Co Ltd | ダイヤフラム型圧力センサの製造方法 |
JPH0662175A (ja) * | 1992-08-07 | 1994-03-04 | Hitachi Ltd | 密着型2次元イメージセンサ |
US5501989A (en) * | 1993-03-22 | 1996-03-26 | Semiconductor Energy Laboratory Co., Ltd. | Method of making semiconductor device/circuit having at least partially crystallized semiconductor layer |
JPH09199752A (ja) * | 1996-01-22 | 1997-07-31 | Canon Inc | 光電変換装置及び画像読取装置 |
NO308149B1 (no) * | 1998-06-02 | 2000-07-31 | Thin Film Electronics Asa | Skalerbar, integrert databehandlingsinnretning |
JP2001023899A (ja) * | 1999-07-13 | 2001-01-26 | Hitachi Ltd | 半導体薄膜とその半導体膜を用いた液晶表示装置及びその製造方法 |
US6830993B1 (en) | 2000-03-21 | 2004-12-14 | The Trustees Of Columbia University In The City Of New York | Surface planarization of thin silicon films during and after processing by the sequential lateral solidification method |
US6897514B2 (en) * | 2001-03-28 | 2005-05-24 | Matrix Semiconductor, Inc. | Two mask floating gate EEPROM and method of making |
US7265740B2 (en) * | 2002-08-30 | 2007-09-04 | Toshiba Matsushita Display Technology Co., Ltd. | Suppression of leakage current in image acquisition |
KR100669270B1 (ko) * | 2003-08-25 | 2007-01-16 | 도시바 마쯔시따 디스플레이 테크놀로지 컴퍼니, 리미티드 | 표시 장치 및 광전 변환 소자 |
US20070262311A1 (en) * | 2006-05-11 | 2007-11-15 | Toppoly Optoelectronics Corp. | Flat panel display and fabrication method and thereof |
KR100841372B1 (ko) * | 2006-12-19 | 2008-06-26 | 삼성에스디아이 주식회사 | 박막트랜지스터 및 이의 제조방법 |
US8334536B2 (en) * | 2007-03-16 | 2012-12-18 | Samsung Display Co., Ltd. | Thin film transistor, organic light emitting diode display device having the same, flat panel display device, and semiconductor device, and methods of fabricating the same |
CN101663758B (zh) * | 2007-04-25 | 2011-12-14 | 夏普株式会社 | 半导体装置及其制造方法 |
US8227808B2 (en) * | 2007-12-06 | 2012-07-24 | Chimei Innolux Corporation | Method for manufacturing thin film transistor (TFT) and OLED display having TFTS manufactured by the same |
-
2009
- 2009-10-20 RU RU2011120336/28A patent/RU2471265C1/ru not_active IP Right Cessation
- 2009-10-20 CN CN2009801422953A patent/CN102197485B/zh not_active Expired - Fee Related
- 2009-10-20 JP JP2010534684A patent/JP5314040B2/ja not_active Expired - Fee Related
- 2009-10-20 WO PCT/JP2009/005478 patent/WO2010047086A1/ja active Application Filing
- 2009-10-20 BR BRPI0920038A patent/BRPI0920038A2/pt not_active IP Right Cessation
- 2009-10-20 US US13/125,865 patent/US8999823B2/en not_active Expired - Fee Related
- 2009-10-20 EP EP09821786.2A patent/EP2352169B1/en not_active Not-in-force
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6327066U (ja) * | 1986-08-05 | 1988-02-22 | ||
JPH06275807A (ja) | 1993-03-22 | 1994-09-30 | Semiconductor Energy Lab Co Ltd | 半導体回路およびその作製方法 |
JPH06275808A (ja) | 1993-03-22 | 1994-09-30 | Semiconductor Energy Lab Co Ltd | 半導体回路およびその作製方法 |
JP2003249639A (ja) * | 2002-02-22 | 2003-09-05 | Sony Corp | 光電変換装置およびその製造方法ならびに固体撮像装置ならびにその製造方法 |
JP2005072126A (ja) | 2003-08-21 | 2005-03-17 | Toshiba Matsushita Display Technology Co Ltd | 回路基板、アレイ基板、その製造方法、液晶表示装置およびその製造方法 |
JP2006003857A (ja) * | 2003-08-25 | 2006-01-05 | Toshiba Matsushita Display Technology Co Ltd | 表示装置および光電変換素子 |
JP2005347560A (ja) | 2004-06-03 | 2005-12-15 | Ulvac Japan Ltd | ポリシリコンパターンの形成方法、薄膜トランジスタの製造方法及び薄膜トランジスタ |
WO2006129428A1 (ja) * | 2005-05-31 | 2006-12-07 | Sharp Kabushiki Kaisha | フォトダイオード及び表示装置 |
JP2007288159A (ja) | 2007-03-12 | 2007-11-01 | Trustees Of Columbia Univ In The City Of New York | 逐次的横方向結晶化法による処理中及び処理後のシリコンフィルムの表面平坦化法 |
Non-Patent Citations (1)
Title |
---|
See also references of EP2352169A4 * |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102379027A (zh) * | 2010-06-21 | 2012-03-14 | 松下电器产业株式会社 | 硅薄膜的结晶化方法以及硅薄膜晶体管器件的制造方法 |
CN103210494A (zh) * | 2010-11-10 | 2013-07-17 | 夏普株式会社 | 显示装置用基板及其制造方法、显示装置 |
US20130329176A1 (en) * | 2010-11-10 | 2013-12-12 | Sharp Kabushiki Kaisha | Display device substrate and method for fabricating same, and display device |
US9239484B2 (en) * | 2010-11-10 | 2016-01-19 | Sharp Kabushiki Kaisha | Display device substrate and method for fabricating same, and display device |
WO2012077606A1 (ja) * | 2010-12-07 | 2012-06-14 | シャープ株式会社 | 液晶パネル |
KR20140073660A (ko) * | 2012-12-06 | 2014-06-17 | 엘지전자 주식회사 | 태양 전지 및 그의 제조 방법 |
KR102044463B1 (ko) * | 2012-12-06 | 2019-12-02 | 엘지전자 주식회사 | 태양 전지 및 그의 제조 방법 |
KR20140117229A (ko) * | 2013-03-26 | 2014-10-07 | 엘지디스플레이 주식회사 | 폴리 실리콘 박막트랜지스터를 포함하는 유기발광 디스플레이 장치 및 이의 제조방법 |
KR102034071B1 (ko) | 2013-03-26 | 2019-10-18 | 엘지디스플레이 주식회사 | 폴리 실리콘 박막트랜지스터를 포함하는 유기발광 디스플레이 장치 및 이의 제조방법 |
JP2015099853A (ja) * | 2013-11-19 | 2015-05-28 | 株式会社ジャパンディスプレイ | 多結晶化方法 |
Also Published As
Publication number | Publication date |
---|---|
JP5314040B2 (ja) | 2013-10-16 |
EP2352169A4 (en) | 2013-05-15 |
RU2471265C1 (ru) | 2012-12-27 |
RU2011120336A (ru) | 2012-11-27 |
CN102197485B (zh) | 2013-07-17 |
JPWO2010047086A1 (ja) | 2012-03-22 |
EP2352169A1 (en) | 2011-08-03 |
BRPI0920038A2 (pt) | 2019-09-24 |
CN102197485A (zh) | 2011-09-21 |
US8999823B2 (en) | 2015-04-07 |
US20110261019A1 (en) | 2011-10-27 |
EP2352169B1 (en) | 2017-05-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5314040B2 (ja) | 半導体装置の製造方法 | |
US8575614B2 (en) | Display device | |
WO2010084725A1 (ja) | 半導体装置およびその製造方法ならびに表示装置 | |
JP6101357B2 (ja) | 半導体装置およびその製造方法 | |
JP4737956B2 (ja) | 表示装置および光電変換素子 | |
JP5096572B2 (ja) | 半導体装置およびその製造方法 | |
WO2010058532A1 (ja) | 半導体装置およびその製造方法、ならびに半導体装置を用いた表示装置 | |
US20020149057A1 (en) | Semiconductor device and the fabricating method therefor | |
US8415678B2 (en) | Semiconductor device and display device | |
WO2010050161A1 (ja) | 半導体装置およびその製造方法ならびに表示装置 | |
JP2009010125A (ja) | 半導体装置およびその製造方法 | |
JP2008300630A (ja) | 半導体装置およびその製造方法 | |
WO2010038419A1 (ja) | 半導体装置およびその製造方法ならびに表示装置 | |
JP4236716B2 (ja) | 半導体装置 | |
US8357977B2 (en) | Semiconductor device and method for manufacturing same | |
JP2010177362A (ja) | 半導体装置およびその製造方法ならびに表示装置 | |
US8816437B2 (en) | Semiconductor device and method for manufacturing same | |
WO2010041489A1 (ja) | フォトダイオード、フォトダイオードを備えた表示装置及びそれらの製造方法 | |
JP4286754B2 (ja) | 表示装置の作製方法 | |
TWI392941B (zh) | 液晶顯示器及其製造方法 | |
JP4604675B2 (ja) | 表示装置 | |
JP2009170477A (ja) | 薄膜トランジスタ及び表示装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200980142295.3 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 09821786 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2010534684 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 13125865 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 985/MUMNP/2011 Country of ref document: IN |
|
REEP | Request for entry into the european phase |
Ref document number: 2009821786 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2011120336 Country of ref document: RU Ref document number: 2009821786 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref document number: PI0920038 Country of ref document: BR Kind code of ref document: A2 Effective date: 20110420 |