WO2008001651A1 - Board inspecting method and board inspecting device - Google Patents

Board inspecting method and board inspecting device Download PDF

Info

Publication number
WO2008001651A1
WO2008001651A1 PCT/JP2007/062337 JP2007062337W WO2008001651A1 WO 2008001651 A1 WO2008001651 A1 WO 2008001651A1 JP 2007062337 W JP2007062337 W JP 2007062337W WO 2008001651 A1 WO2008001651 A1 WO 2008001651A1
Authority
WO
WIPO (PCT)
Prior art keywords
terminals
contact
terminal
inspection
wiring pattern
Prior art date
Application number
PCT/JP2007/062337
Other languages
French (fr)
Japanese (ja)
Inventor
Munehiro Yamashita
Original Assignee
Nidec-Read Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nidec-Read Corporation filed Critical Nidec-Read Corporation
Publication of WO2008001651A1 publication Critical patent/WO2008001651A1/en

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/06Measuring leads; Measuring probes
    • G01R1/067Measuring probes
    • G01R1/073Multiple probes
    • G01R1/07307Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card
    • G01R1/07364Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card with provisions for altering position, number or connection of probe tips; Adapting to differences in pitch
    • G01R1/07385Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card with provisions for altering position, number or connection of probe tips; Adapting to differences in pitch using switching of signals between probe tips and test bed, i.e. the standard contact matrix which in its turn connects to the tester
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2855Environmental, reliability or burn-in testing
    • G01R31/2872Environmental, reliability or burn-in testing related to electrical or environmental aspects, e.g. temperature, humidity, vibration, nuclear radiation
    • G01R31/2879Environmental, reliability or burn-in testing related to electrical or environmental aspects, e.g. temperature, humidity, vibration, nuclear radiation related to electrical aspects, e.g. to voltage or current supply or stimuli or to electrical loads
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2855Environmental, reliability or burn-in testing
    • G01R31/286External aspects, e.g. related to chambers, contacting devices or handlers
    • G01R31/2863Contacting devices, e.g. sockets, burn-in boards or mounting fixtures
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2886Features relating to contacting the IC under test, e.g. probe heads; chucks

Definitions

  • the present invention relates to a substrate inspection method and a substrate inspection apparatus for inspecting electrical characteristics of a substrate having a plurality of wiring patterns.
  • the present invention is not limited to a printed wiring board, but includes, for example, various substrates such as a flexible board, a multilayer wiring board, an electrode plate for a liquid crystal display or a plasma display, a package board for a semiconductor package, and a film carrier.
  • substrate various substrates such as a flexible board, a multilayer wiring board, an electrode plate for a liquid crystal display or a plasma display, a package board for a semiconductor package, and a film carrier.
  • substrate such as a flexible board, a multilayer wiring board, an electrode plate for a liquid crystal display or a plasma display, a package board for a semiconductor package, and a film carrier.
  • Patent Document 1 relates to an insulation inspection method for inspecting the insulation of wiring patterns arranged side by side in a mutually insulated state. Techniques such as those disclosed in are proposed.
  • Patent Document 1 relates to an insulation test, and is not applied to a wiring pattern continuity test.
  • Patent Document 1 Japanese Unexamined Patent Application Publication No. 2006-105795
  • the present invention has been made in view of such a situation, and can reduce the number of inspections at the time of continuity inspection of a wiring pattern provided on a substrate and shorten the inspection time and the substrate. Provide inspection equipment.
  • a plurality of nets are formed by a plurality of terminals formed on one surface and the other surface and a plurality of wiring patterns connecting the terminals.
  • a substrate inspection method for inspecting electrical characteristics of a substrate wherein the plurality of wiring patterns are formed on a wiring pattern group connecting the terminals formed on the one surface, and on the other surface. The wiring pattern group connecting the terminals, and the wiring pattern group connecting the terminal formed on the one surface and the terminal formed on the other surface, and formed on the one surface.
  • the wiring pattern that is the object of the first inspection process is the wiring that is the object of the second inspection process.
  • the pattern belongs to a net different from the pattern, and the first inspection process and the second inspection process are simultaneously performed in parallel.
  • the third inspection processing is performed on the one surface connected by different nets.
  • a step of simultaneously inspecting electrical characteristics of a wiring pattern connecting the terminals for a plurality of combinations of the terminals and the terminals on the other surface is included.
  • the two contact terminals in contact with the same terminal prior to the inspection of the electrical characteristics between the terminals.
  • the contact state of the two contact terminals to the terminal is determined based on the conduction state between them.
  • a board inspection apparatus for inspecting electrical characteristics comprising a storage unit for storing net information relating to the net provided on the board, and a plurality of contacts for contacting the terminals to be inspected.
  • the at least two inspection means for inspecting electrical characteristics between the terminals via a contact and the terminals to be inspected by the at least two inspection means based on net information stored in the storage unit
  • a control unit that controls the order of the first and second wiring patterns formed on the other surface and the first set of wiring patterns that connect the terminals formed on the one surface.
  • the terminal to be Are classified into a second group consisting of those that connect the terminals, and a third group that consists of the forces that connect the terminals formed on the one surface and the terminals formed on the other surface, and the classification. Based on the result, the order of inspection of the terminals is controlled.
  • the inspection of the plurality of wiring patterns formed on the substrate is performed on the wiring pattern connecting the terminals formed on one surface, and the other surface.
  • the wiring pattern connecting the terminals formed on one surface and the wiring pattern connecting the terminals formed on the other surface are used.
  • the inspection time can be further shortened because the inspection is performed in parallel.
  • the third inspection processing is performed between the terminals for a plurality of combinations of the terminals on the one surface and the terminals on the other surface connected by different nets.
  • the inspection time can be further shortened because it includes a step of simultaneously inspecting the electrical characteristics of the wiring pattern connecting the wires.
  • the contact terminal for current supply and the contact terminal for voltage measurement are provided, the contact resistance between the contact terminal and the terminal at the time of voltage measurement is provided.
  • the voltage applied across the terminals can be accurately measured.
  • electrical characteristics such as resistance between terminals can be accurately measured, and the reliability of the continuity test can be improved.
  • the two contact terminals prior to the inspection of the electrical characteristics between the terminals, are connected based on the conduction state between the two contact terminals in contact with the same terminal. Since the contact state between the terminals is determined, it is possible to prevent an error in the conduction test between the terminals due to poor contact between the contact terminals.
  • the inspection of the plurality of wiring patterns formed on the substrate, the inspection of the wiring patterns connecting the terminals formed on one surface, and the other surface A wiring pattern that connects terminals formed in a single line! / Inspection at the time of continuity inspection of the wiring pattern provided on the board, because it is performed separately for the inspection of the wiring pattern that connects the terminal formed on one surface and the terminal formed on the other surface.
  • the number of times can be reduced and the inspection time can be shortened.
  • a substrate inspection method and a substrate inspection apparatus used therefor according to an embodiment of the present invention will be described.
  • the substrate inspection method according to the present embodiment is an electrical circuit for a substrate in which a plurality of nets are formed by a plurality of terminals formed on one surface and the other surface and a plurality of wiring patterns connecting the terminals. Applies to property inspection.
  • FIG. 1 is a diagram schematically showing an example of a substrate to which the substrate inspection method according to the present embodiment is applied.
  • a substrate 10 shown in FIG. 1 is a substrate to be inspected by a substrate inspection apparatus, for example, a package substrate used in a BGA (Ball Grid Array) package.
  • BGA All Grid Array
  • One surface 11 (surface 11) of 10 is an element arrangement surface to which a semiconductor chip is attached.
  • an upper terminal T (terminal) that is a conductor portion for connecting the semiconductor chip by flip chip bonding or wire bonding ⁇ 1 ⁇ ⁇ ⁇ ⁇ 13)
  • the other surface 12 (back surface 12) of the substrate 10 is provided with, for example, lower terminal pins (terminals B1... -B13) that are pads for soldering terminals of solder balls.
  • the upper terminal ⁇ , the lower terminal ⁇ , the upper terminal ⁇ , and the lower terminal are connected to internal wiring and internal wiring patterns (hereinafter referred to as internal via patterns) provided on the inside or the surface of the substrate 10, respectively.
  • the wiring pattern is electrically connected to the bottom.
  • the pitch at which each upper terminal T is provided is different from the lower terminal B.
  • the interval is smaller than that.
  • 13 upper terminals T and 13 lower terminals B on the substrate 10 in FIG. 1 this is for the convenience of explanation and is not particularly limited.
  • the upper terminal T1 is connected to the lower terminals Bl and B4, the upper terminal T2 is connected to the upper terminal T3, the upper terminal T4 is connected to the upper terminal T5, and the lower terminals ⁇ 5 and ⁇ 6.
  • Upper terminal ⁇ 6 is connected to upper terminal ⁇ 9
  • upper terminal T10 is connected to lower terminals ⁇ 9
  • B10 upper terminal T11 is connected to upper terminal T12
  • upper terminal T13 is connected to lower terminal B13 Connected
  • lower terminal ⁇ 2 is connected to lower terminal ⁇ 3, and lower terminal B11 is connected to lower terminal B12.
  • a plurality of nets are formed by an upper terminal ⁇ , a lower terminal ⁇ , and a wiring pattern that electrically connects these terminals.
  • the number of force nets on which ten nets are formed is not particularly limited.
  • FIG. 2 is a block diagram of the substrate inspection apparatus 1. As shown in FIG.
  • the board inspection apparatus 20 includes a storage unit 21, a control unit 22, an output unit 23, first and second current supply units 24 and 25, and first and second voltage measurement units. 26, 27, first and second switching portions 28, 29, and first and second contact portions 30, 31.
  • the inspection means according to the present invention includes first and second current supply units 24, 25, first and second voltage measurement units 26, 27, first and second switching units 28, 29, and first And the second contact portions 30, 31 correspond.
  • the storage unit 21 stores rewritable net information relating to terminal positions of the substrate 10, wiring pattern arrangement, and the like.
  • the net information stored in the storage unit 21 is appropriately updated as the type of the board to be inspected 10 is changed.
  • the output unit 23 is used for outputting inspection results and the like, and is configured by a display device or the like.
  • the first and second contact portions 30 and 31 are configured to include a plurality of contacts 32 (see FIG. 4) and a jig 33 that holds the contacts 32. ing.
  • the contact 32 is provided such that its tip end protrudes from the substrate facing surface 33 a facing the substrate 10 of the jig 33.
  • the arrangement position of the contact 32 is set so as to correspond to the arrangement positions of the terminals ⁇ and B provided on the front surface 11 and the back surface 12 of the substrate 10.
  • each contact 32 comes into contact (contact) with the corresponding terminal ⁇ , B.
  • the contact 32 is moved by bringing the jig 32 closer to the vertical force as shown by arrows Al and A2 with respect to the substrate 10 set at a predetermined position in the apparatus 1.
  • one of the jigs 33 (for example, the lower jig 33) is fixed, and the board 10 is set at a predetermined position.
  • the contact 32 provided on the fixed jig 33 may come into contact with the terminals ⁇ and B of the board 10.
  • each contact 32 provided in the first and second contact portions 30, 31 has two contact terminals 32a, 32b that simultaneously contact one terminal ⁇ , B. Is provided.
  • one of the two contact terminals 32a and 32b is used for current supply, and the other is used for voltage measurement.
  • the jig 33 is omitted for simplification of the drawing, and only some of the contacts 32 are shown, and the other contacts 32 are connected. Are omitted (the same applies to Figs. 5 and 7).
  • Each contact terminal 32a, 32b provided in the first contact portion 30 is connected to a switch 28a in the first switching portion 28 via a wiring, and the first and second current supply is performed by the switch 28a.
  • the connection relationship between the units 24 and 25 and the first and second voltage measuring units 26 and 27 can be switched.
  • each contact terminal 32a, 32b provided in the second contact portion 31 is connected to a switch 29a in the second switching portion 29 via a wiring, and the first and second current supply are provided by the switch 29a.
  • the connection relationship between the units 24 and 25 and the first and second voltage measuring units 26 and 27 can be switched.
  • the first and second current supply units 24 and 25 include, for example, a power supply circuit (for example, a power supply circuit capable of adjusting the output voltage) and a current control circuit that controls the current value of the output current.
  • the current supply operation is performed under the control of the control unit 22.
  • the current supply units 24 and 25 output a predetermined constant current by the action of the current control circuit.
  • the first and second switching units 28 and 29 form a circuit with any two contact terminals 32a and 32b in the first and second contact units 30 and 31.
  • the current supplied by the first current supply unit 24 is supplied to the corresponding terminals ⁇ and B of the substrate 10 through the contact terminals 32a and 32b.
  • any two contact terminals 32a, 32b in the first and second contact portions 30, 31 are connected by the first and second switching portions 28, 29 so as to form a circuit.
  • the current supplied by the two-current supply unit 25 is supplied to the corresponding terminals ⁇ and B of the substrate 10 through the contact terminals 32a and 32b.
  • the first voltage measuring unit 26 is connected to any two contact terminals 32a, 32b in the first and second contact units 30, 31 via the first and second switching units 28, 29, and Measure the voltage between terminals ⁇ and B of board 10 with which contact terminals 32a and 32b are in contact. To give.
  • the second voltage measuring unit 27 is connected to any two contact terminals 32a, 32b in the first and second contact units 30, 31 via the first and second switching units 28, 29. Then, the voltage between the terminals ⁇ and B of the substrate 10 in contact with the contact terminals 32a and 32b is measured, and the measurement result is given to the control unit 22.
  • the first switching unit 28 includes a plurality of switches 28 a such as semiconductor switching elements that operate independently under the control of the control unit 22, and a plurality of switches provided in the first contact unit 30.
  • the connection relationship between the contact terminals 32a and 32b, the first and second current supply units 24 and 25, and the first and second voltage measurement units 26 and 27 is switched.
  • the second switching unit 29 includes a plurality of switches 29a including semiconductor switching elements that operate independently under the control of the control unit 22, and a plurality of switches provided in the second contact unit 31.
  • the connection relationship between the contact terminals 32a and 32b, the first and second current supply units 24 and 25, and the first and second voltage measurement units 26 and 27 is switched.
  • the control unit 22 determines an inspection procedure for the wiring pattern provided on the substrate 10 based on the net information stored in the storage unit 21 (this inspection procedure will be described in detail later). According to the procedure, the switches 28a and 29b of the first and second switching units 28 and 29 are operated, and the first and second current supply units 24 and 25 and the first and second voltage measuring units 26 and 27 are operated. The contact terminals 32a and 32b in the first and second contact portions 30 and 31 connected to are sequentially switched. In synchronism with this switching operation, the control unit 22 supplies current to the first and second current supply units 24 and 25 via the contact terminals 32a and 32b between the terminals of the substrate 10 corresponding to the inspection procedure. The voltage between the terminals is supplied to the first and second voltage measuring units 26, 27 and the contact terminals 3 2a, 3
  • Measurement is performed via 2b, and the quality of each wiring pattern is determined based on the measurement result.
  • the quality determination is performed based on, for example, the current value supplied by the current supply units 24 and 25 and the voltage value measured by the voltage measurement units 26 and 27. More specifically, for example, the resistance value of the wiring pattern is calculated based on the current value and the voltage value, and whether or not the resistance value is within a predetermined allowable range or the resistance value. A pass / fail judgment is made based on the magnitude relationship between the value and the predetermined threshold. [0043] For example, as shown in FIG.
  • one of the contact terminals 32A of the contact 32A corresponding to the upper terminal T4 , 32b (for example, terminal 32a) and one contact terminal 32a, 32b (for example, terminal 32b) of the contact 32B corresponding to the upper terminal T5 are connected to the positive / negative current of the first current supply unit 24 by the first switching unit 28.
  • Each is connected to the output unit.
  • the other contact terminals 32a, 32b (for example, terminal 32b) of the contact 32A and the other contact terminals 32a, 32b (for example, terminal 32a) of the contact 32B are connected to the first voltage by the first switching unit 28.
  • control unit 22 performs a continuity test on the wiring pattern of the substrate 10 when the contact terminals 32a and 32b of the first and second contact portions 30 and 31 are in contact with the terminals ⁇ and B of the substrate 10. Prior to this, contact detection is performed to confirm whether the contact terminals 32a and 32b are in contact with terminals ⁇ and B.
  • an inspection for the upper terminal T on the front surface 11 side of the substrate 10 and an inspection for the lower terminal B on the rear surface 12 side are performed in parallel. More specifically, for the one surface 11, an order is given to a plurality of terminals T with which the contacts 32 are contacted, and according to the order, the contact terminals 32 a and 32 b that are in contact with the terminals T are the first switching unit. 28 is connected to the first current supply unit 24, and current is supplied between the contact terminals 32 a and 32 b via the terminal T.
  • the order is given to the plurality of terminals B with which the contact 32 is contacted, and the contact terminals 32a and 32b that are in contact with each terminal B are arranged in accordance with the order.
  • the second switching unit 29 is connected to the second current supply unit 25, and it is determined whether or not a current flows between the contact terminals 32a and 32b via the terminal B! /.
  • the contact terminals 32a and 32b of the contact 32A corresponding to the upper terminal T4 are the first switching unit 2 8 is connected to the positive and negative current output sections of the first current supply section 24, respectively.
  • the inspection is performed by determining whether or not the current flowing through the upper terminal T4 between the contact terminals 32a and 32b of the contact 32A is determined by one current supply unit 24. In this way, the contact inspection for the lower terminal B is performed in parallel with the contact inspection for the upper terminal T! /.
  • control unit 22 classifies the wiring patterns provided on the substrate 10 into first to third groups based on the net information stored in the storage unit 21.
  • wiring patterns that connect only the upper terminals T on the surface 11 side are classified.
  • the wiring pattern connecting the upper terminal T7 and the upper terminal T8, and the wiring pattern connecting the upper terminal T11 and the upper terminal T12 are classified into the first group.
  • the wiring pattern connecting the lower terminal B1 and the lower terminal B4 the wiring pattern connecting the lower terminal B2 and the lower terminal B3, and connecting the lower terminal B5 and the lower terminal B6.
  • Wiring patterns, wiring patterns connecting lower terminal B7 and lower terminal B8, wiring patterns connecting lower terminal B9 and lower terminal B10, and wiring patterns connecting lower terminal B11 and lower terminal B12 are classified.
  • the wiring pattern connecting the upper terminal T on the front surface 11 side and the lower terminal B on the rear surface 12 side is classified.
  • one of these terminals T here, the smallest of the symbols “ ⁇ 1...” Terminal ⁇
  • the lower terminal ⁇ when there are a plurality of lower terminals ⁇ classified in this third group in one net, one of these terminals ⁇ (here, the symbol ⁇ ⁇ 1 "Smallest!, Terminal ⁇ ) is representatively classified as the third group for inspection!
  • the inspection efficiency is improved.
  • the upper terminal T1 and the lower terminal B1 or the lower terminal B4 in the net N1 are used as a wiring pattern for connecting the upper terminal T and the lower terminal B.
  • the wiring pattern connecting the upper terminal T10 and the lower terminal B9 or the lower terminal B10 in the net N6 and the wiring pattern connecting the upper terminal T13 and the lower terminal B13 in the net N8 are applicable.
  • the continuity test of the wiring pattern classified as the first set is performed using the two upper terminals T connected to the first set of wiring patterns, and the wiring pattern classified as the second set.
  • the continuity test is performed using the two lower terminals B to which the second set of wiring patterns are connected.
  • the continuity test for the first set of wiring patterns and the continuity test for the second set of wiring patterns are performed in parallel by performing tests on the wiring patterns belonging to the mutually independent nets. It ’s like that.
  • the continuity test of the wiring pattern connecting the upper terminal T4 and the upper terminal T5 classified as the first set is performed at the same time.
  • the wiring pattern that does not belong to the network N3 to which the wiring pattern that connects the upper terminal T4 and the upper terminal T5 belongs for example, the wiring pattern that connects the lower terminal B1 and the lower terminal B4, the lower terminal B9
  • the continuity test of the wiring pattern connecting the lower terminal B10 (or the wiring pattern connecting the lower terminal B7 and the lower terminal B8) is started.
  • At least one wiring pattern (upper terminal T or lower terminal B) that does not belong to the same net N can be selected from the first group and the second group, and the continuity test can be performed at the same time. . For this reason, it becomes possible to shorten the time of a normal continuity test.
  • Specific examples of the continuity test for the wiring pattern belonging to the first group and the continuity test for the wiring pattern belonging to the second group include those shown in FIG. In the inspection process shown in FIG. 4, the continuity test for the wiring pattern connecting the upper terminals T4 and T5 and the continuity test for the wiring pattern connecting the lower terminals B9 and B10 are simultaneously performed.
  • one contact terminal 32a of the contact 32A corresponding to the upper terminal T4 and one contact terminal 32b of the contact 32B corresponding to the upper terminal T 5 are connected to each other by the first switching unit 28.
  • the current supply unit 24 is connected to the positive and negative current output units, respectively.
  • the other contact terminal 32b of the contact 32A and the other contact terminal 32a of the contact 32B are connected to the positive and negative voltage input sections of the first voltage measuring section 26 by the first switching section 28, respectively. Then, in a state where a current is supplied between the upper terminals T4 and T5 by the first current supply unit 24, the voltage between the upper terminals T4 and T5 is measured by the first voltage measurement unit 26.
  • one contact terminal 32a of the contact 32C corresponding to the lower terminal B9 and one contact terminal 32b of the contact 32D corresponding to the lower terminal B10 are connected by the second switching unit 29 to the second.
  • the current supply unit 25 is connected to the positive and negative current output units.
  • the other contact terminal 32b of the contact 32D and the other contact terminal 32a of the contact 32D are connected to the positive and negative voltage input sections of the second voltage measurement section 27 by the second switching section 29, respectively. Then, in the state where the current is supplied between the lower terminals B9 and B10 by the second current supply unit 25, the voltage between the lower terminals B9 and B10 is measured by the second voltage measuring unit 27.
  • the first and second switching units 28 The combination of contact terminals 32a and 32b corresponding to terminals ⁇ and B to which the next wiring pattern to be inspected is connected is changed to the first and second current supply units 24, 25, and 29 It is connected to the first and second voltage measuring units 26 and 27.
  • the wiring patterns classified into the third group are all wiring patterns belonging to different nets N. Therefore, even if a plurality of wiring patterns are arbitrarily selected, the selected wiring patterns can be inspected at the same time. I'm getting ready.
  • FIG. 7 A specific example of the continuity test for the wiring patterns belonging to the third group is shown in FIG. 7, for example.
  • the continuity test for the wiring pattern connecting the terminals T6 and B7 and the continuity test for the wiring pattern connecting the terminals TIO and B10 are simultaneously performed.
  • one contact terminal 32b of the contact 32E corresponding to the upper terminal T6 and one contact terminal 32b of the contact 32F corresponding to the lower terminal B 7 are connected to the first and second switching units 28. , 29 are connected to the positive and negative current output sections of the first current supply section 24, respectively.
  • the other contact terminal 32a of the contact 32E and the other contact terminal 32a of the contact 32F are connected to the positive and negative voltage input sections of the first voltage measuring section 26 by the first and second switching sections 28 and 29. Each is connected. Then, with the current supplied between the terminals T6 and B7 by the first current supply unit 24, the voltage between the terminals T6 and B7 is measured by the first voltage measurement unit 26.
  • one contact terminal 32b of the contact 32B corresponding to the upper and lower terminals T10 and one contact terminal 32b of the contact 32D corresponding to the lower terminal B10 are connected to the first and second switching sections 28. , 29 are connected to the positive and negative current output sections of the second current supply section 25, respectively.
  • the other contact terminal 32a of the contact 32B and the other contact terminal 32a of the contact 32D are connected to the positive and negative voltage input parts of the second voltage measuring part 27 by the first and second switching parts 28, 29. And connected respectively. Then, in the state where the current is supplied between the terminals TIO and B10 by the second current supply unit 25, the voltage between the terminals TIO and B10 is measured by the second voltage measurement unit 27.
  • FIG. 8 is a diagram (table) showing the procedure of continuity inspection for the wiring pattern of the substrate 10 of FIG. Prior to this continuity test, a contact test for confirming the contact state between the contact terminals 32a, 32b of the first and second contact portions 30, 31, and the terminals ⁇ , B is performed. ing.
  • the wiring pattern due to the lower terminal B remains. Since there is no wiring pattern due to the upper terminal T, the wiring pattern connecting the lower terminal B7 and the lower terminal B8 belonging to different nets N And the inspection of the wiring pattern connecting the lower terminal B5 and the lower terminal B6 are performed at the same time. The above is the inspection for the wiring patterns belonging to the first group and the second group.
  • FIG. 7 shows the state of the fifth continuity test in FIG. 10, and the inspection of the wiring pattern connecting the upper terminal T6 and the lower terminal B 7, and the upper terminal T10 and the lower terminal B10 are connected.
  • the wiring pattern to be connected is inspected at the same time.
  • FIG. 9 is a flowchart showing the operation of the substrate inspection apparatus 20.
  • the storage unit 21 stores the net information of the board 10 to be inspected.
  • the information in the storage unit 21 is read out by the control unit 22 in order to perform a continuity inspection of the substrate 10 to be inspected (Sl).
  • the operation is controlled so that the contact of the ing probe contacts.
  • the control unit 22 classifies the wiring patterns into the first group, the second group, and the third group based on the information stored in the storage unit 21 ( S4). Then, the control unit 22 sets a wiring pattern inspection process for conducting a continuity test in accordance with the classified wiring pattern set. At this time, as described above, at least one wiring pattern of each set is inspected for the first set and the second set of wiring patterns. For this reason, the inspection time can be shortened by the substrate inspection apparatus 1.
  • the continuity test for the third set of wiring patterns is performed (S6). At this time, one third wiring pattern is set for each net, but when the first and second wiring patterns are confirmed to be conductive, this third wiring pattern is used.
  • a net continuity test can be performed simply by performing a continuity test.
  • the first and second switching units 28 and 29, the first current supply unit 24, the first voltage measurement unit 26, the second current supply unit 25, and the second voltage included in the substrate inspection apparatus 1 are also provided. Since the measurement unit 27 can be used without separation between the front surface and the back surface of the substrate 10, the inspection time for the continuity inspection of the substrate 10 can be shortened, and the current supply units 24 and 25 and the voltage measurement unit 26 , 27 can be used efficiently for inspection.
  • the output unit 23 displays that there is a defect (S8). If no defect is found, the inspected substrate 10 has a poor continuity. If so, it is determined (displayed) as the substrate 10 (S7).
  • the inspection for the plurality of wiring patterns formed on the substrate 10 is performed on the wiring pattern for connecting the terminals T formed on the surface 11. And an inspection of the wiring pattern connecting the terminals B formed on the back surface 12, and an inspection of the wiring pattern connecting the terminal T formed on the front surface 11 and the terminal B formed on the back surface 12. Therefore, the number of inspections during the continuity inspection of the wiring pattern provided on the substrate 10 can be reduced, and the inspection time can be shortened.
  • the inspection for the wiring pattern connecting the terminals T formed on the front surface 11 and the inspection for the wiring pattern connecting the terminals B formed on the back surface 12 are performed in parallel.
  • the inspection time can be further shortened.
  • a wiring pattern that connects between the terminals T on the front surface 11 connected by the nets N independent of each other and a wiring pattern that connects between the terminals B on the back surface 12 are selected, and at least the selected wiring pattern is selected. Since the electrical characteristics of two wiring patterns are inspected at the same time,
  • the interval can be shortened effectively.
  • the continuity test is performed at the same time for every two wiring patterns, so that the test time can be further reduced.
  • the contact 32 that is in contact with one terminal ⁇ , B is provided with two contact terminals 32a, 32b, one of the contact terminals 32a, 32b is used for current supply, Either one of the contact terminals 32a and 32b can be used for voltage measurement, which effectively affects the effect of contact resistance between contact terminals 32a and 32b and terminals ⁇ and B during voltage measurement.
  • the voltage applied between terminals ⁇ and B can be accurately measured.
  • electrical characteristics such as the resistance value between terminals ⁇ and B can be accurately measured, and the reliability of the continuity test can be improved.
  • the two contact terminals 32a and 32b Prior to the continuity test between the terminals ⁇ and B, the two contact terminals 32a and 32b are connected to each other based on the continuity between the two contact terminals 32a and 32b in contact with the same terminal ⁇ and B. Since the contact state with the terminals T and B is determined, it is possible to prevent an error in the continuity test between the terminals ⁇ and B due to poor contact between the contact terminals 32a and 32b and the terminals ⁇ and B.
  • two sets of current supply units 24 and 25 and voltage measurement units 26 and 27 are connected to the contact units 30 and 31 via the switching units 28 and 29. More than set power
  • the flow supply unit and the voltage measurement unit may be connected to the contact units 30 and 31 via the switching units 28 and 29.
  • the force using the contact portions 30, 31 having the multi-needle contact 32 is movable in the X, y, and z directions, and can be rotated about the z axis.
  • a plurality of (for example, two) probes may be provided on the front surface 11 side and the back surface 12 side of the substrate 10.
  • the contact 32 that is in contact with each of the terminals ⁇ and B may be configured to include two contact terminals 32a and 32b.
  • the contactor 32 may include a single contact terminal. Good.
  • the current supply unit and the voltage measurement unit are commonly connected to one contact terminal for each of the positive electrode side and the negative electrode side.
  • FIG. 1 is a diagram schematically showing an example of a substrate to which a substrate inspection method according to an embodiment of the present invention is applied.
  • FIG. 2 is a block diagram of a substrate inspection apparatus used in a substrate inspection method according to an embodiment of the present invention.
  • FIG. 3 is a diagram showing a configuration of first and second substrate contact portions and the like of the substrate inspection apparatus of FIG.
  • FIG. 4 is an explanatory diagram relating to a continuity test.
  • FIG. 5 is an explanatory diagram regarding contact inspection.
  • FIG. 6 is a diagram showing a result of classifying the wiring pattern of the substrate of FIG.
  • FIG. 7 is an explanatory diagram relating to a continuity test.
  • FIG. 8 is a diagram showing a procedure of continuity inspection for the wiring pattern of the substrate in FIG. 1.
  • FIG. 9 is a flowchart showing the operation of the substrate processing apparatus of FIG.

Abstract

[PROBLEMS] A board inspecting method and device for inspecting the electrical connections of the wiring patterns on a board by a reduced number of inspections in a shortened inspection time. [MEANS FOR SOLVING PROBLEMS] Electrical connections of the wiring patterns provided on a board (10) and divided into first to third sets are inspected according to net information stored in a storage section. The first set includes wiring patterns for interconnections between upper terminals (T) on the front side (11). The second set includes wiring patterns for interconnections only between upper terminals (B) on the back side (12). The third set includes wiring patterns for interconnections only between the upper terminal (T) on the front side (11) and the lower terminals (B) on the back side (12). The wiring patterns of the first set and those of the second one are inspected in parallel. One contact (32) has two contact terminals (32a, 32b). Prior to the electrical connection inspection, contact inspection of the contact terminals (32a, 32b) and the terminals (T, B) is performed depending on the electrical connection between the two contact terminals (32a, 32b).

Description

明 細 書  Specification
基板検査方法及び基板検査装置  Substrate inspection method and substrate inspection apparatus
技術分野  Technical field
[0001] 本発明は、複数の配線パターンを有する基板の電気的特性を検査する基板検査 方法及び基板検査装置に関する。  The present invention relates to a substrate inspection method and a substrate inspection apparatus for inspecting electrical characteristics of a substrate having a plurality of wiring patterns.
[0002] なお、本発明は、プリント配線基板に限らず、例えば、フレキシブル基板、多層配線 基板、液晶ディスプレイやプラズマディスプレイ用の電極板、及び半導体パッケージ 用のパッケージ基板やフィルムキャリアなど種々の基板や半導体ウェハにおける電気 的配線の検査に適用でき、この明細書では、それら種々の配線基板を総称して「基 板」と称する。  Note that the present invention is not limited to a printed wiring board, but includes, for example, various substrates such as a flexible board, a multilayer wiring board, an electrode plate for a liquid crystal display or a plasma display, a package board for a semiconductor package, and a film carrier. The present invention can be applied to inspection of electrical wiring on a semiconductor wafer, and in this specification, these various wiring boards are collectively referred to as “substrate”.
背景技術  Background art
[0003] 近年、基板に配置される電気部品が複雑化されるとともに高機能化されるにしたが つて、基板自体も多層化され、また複雑化されている。このため、基板に配置される ネット等がより微細に形成されて、より多くのネット等が形成されるようになった。  [0003] In recent years, as electrical components arranged on a substrate have become more complex and have higher functionality, the substrate itself has become multilayered and complicated. For this reason, nets and the like arranged on the substrate are formed more finely, and more nets and the like are formed.
[0004] このネットを構成する配線パターンの導通又は短絡の検査は、配線パターン夫々に 対して行う必要があるため、配線パターン等の数が増大することによって、検査回数 が増加して検査時間が大幅に増加する問題を有していた。 [0004] Since the inspection of the continuity or short circuit of the wiring patterns constituting the net needs to be performed for each wiring pattern, the number of inspections increases and the inspection time increases due to an increase in the number of wiring patterns and the like. Had a problem that increased significantly.
[0005] このように検査時間が増加する問題を解決するために、相互に絶縁された状態で 並設されて 、る配線パターンにつ 、ての絶縁を検査する絶縁検査方法に関し、特許 文献 1に開示されるような技術が提案されて 、る。 [0005] In order to solve the problem that the inspection time increases as described above, Patent Document 1 relates to an insulation inspection method for inspecting the insulation of wiring patterns arranged side by side in a mutually insulated state. Techniques such as those disclosed in are proposed.
[0006] し力しながら、この特許文献 1に開示される技術は、絶縁検査に関するものであり、 配線パターンの導通の検査に適用されるものではない。 However, the technique disclosed in Patent Document 1 relates to an insulation test, and is not applied to a wiring pattern continuity test.
[0007] 特に、配線パターンの導通検査では、検査精度を向上させるために全ての配線パ ターン夫々を検査する必要があり、如何に効率良く全ての検査を行うかが大きな問題 点となっていた。 [0007] In particular, in the wiring pattern continuity inspection, it is necessary to inspect all the wiring patterns in order to improve the inspection accuracy, and how to efficiently perform all the inspections has been a big problem. .
特許文献 1 :特開 2006— 105795号公報  Patent Document 1: Japanese Unexamined Patent Application Publication No. 2006-105795
発明の開示 発明が解決しょうとする課題 Disclosure of the invention Problems to be solved by the invention
[0008] 本発明は、このような実情に鑑みてなされたもので、基板に設けられる配線パター ンの導通検査時における検査回数を低減し、検査時間を短縮することができる基板 検査方法及び基板検査装置を提供する。  [0008] The present invention has been made in view of such a situation, and can reduce the number of inspections at the time of continuity inspection of a wiring pattern provided on a substrate and shorten the inspection time and the substrate. Provide inspection equipment.
課題を解決するための手段  Means for solving the problem
[0009] 上記の課題を解決するため、請求項 1の発明では、一方表面及び他方表面に形成 された複数の端子とそれらの端子間を接続する複数の配線パターンとによって複数 のネットが形成された基板の電気的特性を検査する基板検査方法であって、前記複 数の配線パターンを、前記一方表面に形成される前記端子間を接続する配線バタ ーン群と、前記他方表面に形成される前記端子間を接続する配線パターン群と、前 記一方表面に形成される前記端子と前記他方表面に形成される前記端子とを接続 する配線パターン群とに分類し、前記一方表面に形成される前記端子間を接続する 配線パターンにつ 、て検査する第一の検査処理と、前記他方表面に形成される前 記端子間を接続する配線パターンにつ 、て検査する第二の検査処理と、前記一方 表面に形成される前記端子と前記他方表面に形成される前記端子とを接続する配 線パターンにつ 、て検査する第三の検査処理とを行う。  [0009] In order to solve the above-mentioned problem, in the invention of claim 1, a plurality of nets are formed by a plurality of terminals formed on one surface and the other surface and a plurality of wiring patterns connecting the terminals. A substrate inspection method for inspecting electrical characteristics of a substrate, wherein the plurality of wiring patterns are formed on a wiring pattern group connecting the terminals formed on the one surface, and on the other surface. The wiring pattern group connecting the terminals, and the wiring pattern group connecting the terminal formed on the one surface and the terminal formed on the other surface, and formed on the one surface. A first inspection process for inspecting the wiring pattern connecting the terminals, and a second inspection process for inspecting the wiring pattern connecting the terminals formed on the other surface; Said one A third inspection process for inspecting a wiring pattern that connects the terminal formed on the surface and the terminal formed on the other surface is performed.
[0010] また、請求項 2の発明では、請求項 1の発明に係る基板検査方法において、前記 第一の検査処理の対象となる配線パターンは、前記第二の検査処理の対象となる配 線パターンとは相違するネットに属しており、前記第一の検査処理と前記第二の検査 処理が、同時に並行して行われる。  [0010] Further, in the invention of claim 2, in the substrate inspection method according to the invention of claim 1, the wiring pattern that is the object of the first inspection process is the wiring that is the object of the second inspection process. The pattern belongs to a net different from the pattern, and the first inspection process and the second inspection process are simultaneously performed in parallel.
[0011] また、請求項 3の発明では、請求項 1又は請求項 2の発明に係る基板検査方法に おいて、前記第三の検査処理は、互いに異なるネットによって接続される前記一方表 面の前記端子と前記他方表面の前記端子との複数の組み合わせにつ!、て、前記端 子間を接続する配線パターンの電気的特性の検査を同時に行う工程を含む。  [0011] Further, in the invention of claim 3, in the substrate inspection method according to claim 1 or claim 2, the third inspection processing is performed on the one surface connected by different nets. A step of simultaneously inspecting electrical characteristics of a wiring pattern connecting the terminals for a plurality of combinations of the terminals and the terminals on the other surface is included.
[0012] また、請求項 4の発明では、請求項 1な!、し請求項 3の 、ずれかの発明に係る基板 検査方法において、前記第一の検査処理、前記第二の検査処理及び前記第三の 検査処理において、一つの前記端子に同時に接触可能に設けられた二つの接触端 子を検査対象となる前記端子にそれぞれ接触させ、その二つの接触端子のうちのい ずれか一方の接触端子を介して前記端子間に電流を供給しつつ、他方の接触端子 を介して前記端子間の電圧を計測することにより、前記端子間を接続する前記配線 パターンの電気的特性の検査を行う。 [0012] Further, in the invention of claim 4, in the substrate inspection method according to any one of claims 1 to 3 and claim 3, the first inspection process, the second inspection process, and the In the third inspection process, two contact terminals provided so as to be able to simultaneously contact one of the terminals are brought into contact with the terminal to be inspected, and one of the two contact terminals is contacted. Electrical characteristics of the wiring pattern for connecting the terminals by supplying a current between the terminals via one of the contact terminals and measuring a voltage between the terminals via the other contact terminal Perform the inspection.
[0013] また、請求項 5の発明では、請求項 4の発明に係る基板検査方法において、前記 端子間の電気的特性の検査に先立ち、同一の前記端子に接触された前記二つの接 触端子間の導通状態に基づいて前記二つの接触端子の前記端子への接触状態を 判定する。  [0013] Further, in the invention of claim 5, in the substrate inspection method according to the invention of claim 4, the two contact terminals in contact with the same terminal prior to the inspection of the electrical characteristics between the terminals. The contact state of the two contact terminals to the terminal is determined based on the conduction state between them.
[0014] また、請求項 6の発明では、一方表面及び他方表面に形成された複数の端子とそ れらの端子間を接続する複数の配線パターンとによって複数のネットが形成された基 板の電気的特性を検査する基板検査装置であって、前記基板に設けられた前記ネ ットに関するネット情報を記憶する記憶部と、検査対象の前記端子に接触させる複数 の接触子を有し、その接触子を介して前記端子間の電気的特性を検査する少なくと も二つの検査手段と、前記記憶部に記憶されたネット情報に基づいて、前記少なくと も二つの検査手段により検査する前記端子の順番を制御する制御部とを備え、前記 制御部は、前記複数の配線パターンを、前記一方表面に形成される前記端子間を 接続するものかならなる第一組と、前記他方表面に形成される前記端子間を接続す るものからなる第二組と、前記一方表面に形成される前記端子と前記他方表面に形 成される前記端子とを接続するもの力ならなる第三組とに分類し、その分類結果に基 づ 、て前記端子の検査の順番を制御する。  [0014] Further, in the invention of claim 6, there is provided a substrate in which a plurality of nets are formed by a plurality of terminals formed on one surface and the other surface and a plurality of wiring patterns connecting the terminals. A board inspection apparatus for inspecting electrical characteristics, comprising a storage unit for storing net information relating to the net provided on the board, and a plurality of contacts for contacting the terminals to be inspected. The at least two inspection means for inspecting electrical characteristics between the terminals via a contact and the terminals to be inspected by the at least two inspection means based on net information stored in the storage unit And a control unit that controls the order of the first and second wiring patterns formed on the other surface and the first set of wiring patterns that connect the terminals formed on the one surface. The terminal to be Are classified into a second group consisting of those that connect the terminals, and a third group that consists of the forces that connect the terminals formed on the one surface and the terminals formed on the other surface, and the classification. Based on the result, the order of inspection of the terminals is controlled.
発明の効果  The invention's effect
[0015] 請求項 1に記載の発明によれば、基板に形成される複数の配線パターンに対する 検査を、一方表面に形成される端子間を接続する配線パターンにつ 、ての検査と、 他方表面に形成される端子間を接続する配線パターンにつ!/ヽての検査と、一方表面 に形成される端子と他方表面に形成される端子とを接続する配線パターンについて の検査とに分けて行うため、基板に設けられる配線パターンの導通検査時における 検査回数を低減し、検査時間を短縮できる。  [0015] According to the invention of claim 1, the inspection of the plurality of wiring patterns formed on the substrate is performed on the wiring pattern connecting the terminals formed on one surface, and the other surface. A wiring pattern that connects terminals formed in a single line! / Inspection at the time of continuity inspection of the wiring pattern provided on the board, because it is performed separately for the inspection of the wiring pattern that connects the terminal formed on one surface and the terminal formed on the other surface. The number of times can be reduced and the inspection time can be shortened.
[0016] 請求項 2に記載の発明によれば、一方表面に形成される端子間を接続する配線パ ターンについての検査と、他方表面に形成される端子間を接続する配線パターンに ついての検査とが同時並行に行われるため、検査時間をさらに短縮できる。 [0016] According to the invention of claim 2, the wiring pattern connecting the terminals formed on one surface and the wiring pattern connecting the terminals formed on the other surface are used. The inspection time can be further shortened because the inspection is performed in parallel.
[0017] 請求項 3に記載の発明によれば、第三の検査処理が、互いに異なるネットによって 接続される一方表面の端子と他方表面の端子との複数の組み合わせにつ 、て、端 子間を接続する配線パターンの電気的特性の検査を同時に行う工程を含んでいる ため、検査時間をさらに短縮できる。  [0017] According to the invention described in claim 3, the third inspection processing is performed between the terminals for a plurality of combinations of the terminals on the one surface and the terminals on the other surface connected by different nets. The inspection time can be further shortened because it includes a step of simultaneously inspecting the electrical characteristics of the wiring pattern connecting the wires.
[0018] 請求項 4に記載の発明によれば、電流供給用の接触端子と電圧計測用の接触端 子とを設けているため、電圧計測の際の接触端子と端子との間の接触抵抗の影響を 実質的に除去して、端子間にかかる電圧を正確に計測できる。その結果、端子間の 抵抗値等の電気的特性を正確に計測でき、導通検査の信頼性を向上できる。  [0018] According to the invention of claim 4, since the contact terminal for current supply and the contact terminal for voltage measurement are provided, the contact resistance between the contact terminal and the terminal at the time of voltage measurement is provided. The voltage applied across the terminals can be accurately measured. As a result, electrical characteristics such as resistance between terminals can be accurately measured, and the reliability of the continuity test can be improved.
[0019] 請求項 5に記載の発明によれば、端子間の電気的特性の検査に先立ち、同一の端 子に接触された二つの接触端子間の導通状態に基づいて二つの接触端子の前記 端子への接触状態を判定するため、接触端子と端子との接触不良により端子間の導 通検査に誤りが生じるを防止できる。  [0019] According to the invention of claim 5, prior to the inspection of the electrical characteristics between the terminals, the two contact terminals are connected based on the conduction state between the two contact terminals in contact with the same terminal. Since the contact state between the terminals is determined, it is possible to prevent an error in the conduction test between the terminals due to poor contact between the contact terminals.
[0020] 請求項 6に記載の発明によれば、基板に形成される複数の配線パターンに対する 検査を、一方表面に形成される端子間を接続する配線パターンにつ 、ての検査と、 他方表面に形成される端子間を接続する配線パターンにつ!/ヽての検査と、一方表面 に形成される端子と他方表面に形成される端子とを接続する配線パターンについて の検査とに分けて行うため、基板に設けられる配線パターンの導通検査時における 検査回数を低減し、検査時間を短縮できる。  [0020] According to the invention of claim 6, the inspection of the plurality of wiring patterns formed on the substrate, the inspection of the wiring patterns connecting the terminals formed on one surface, and the other surface A wiring pattern that connects terminals formed in a single line! / Inspection at the time of continuity inspection of the wiring pattern provided on the board, because it is performed separately for the inspection of the wiring pattern that connects the terminal formed on one surface and the terminal formed on the other surface. The number of times can be reduced and the inspection time can be shortened.
発明を実施するための最良の形態  BEST MODE FOR CARRYING OUT THE INVENTION
[0021] 本発明の一実施形態に係る基板検査方法及びそれに用いられる基板検査装置に ついて説明する。 A substrate inspection method and a substrate inspection apparatus used therefor according to an embodiment of the present invention will be described.
[0022] 本実施形態に係る基板検査方法は、一方表面及び他方表面に形成された複数の 端子とそれらの端子間を接続する複数の配線パターンとによって複数のネットが形成 された基板の電気的特性の検査に適用される。  [0022] The substrate inspection method according to the present embodiment is an electrical circuit for a substrate in which a plurality of nets are formed by a plurality of terminals formed on one surface and the other surface and a plurality of wiring patterns connecting the terminals. Applies to property inspection.
[0023] 図 1は、本実施形態に係る基板検査方法が適用される基板の一例を模式的に示す 図である。この図 1で示される基板 10は、基板検査装置の検査対象となる基板、例え ば、 BGA (Ball Grid Array)パッケージに用いられるパッケージ基板である。この図 1 の基板 FIG. 1 is a diagram schematically showing an example of a substrate to which the substrate inspection method according to the present embodiment is applied. A substrate 10 shown in FIG. 1 is a substrate to be inspected by a substrate inspection apparatus, for example, a package substrate used in a BGA (Ball Grid Array) package. This figure 1 Board
10の一方表面 11 (表面 11)は、半導体チップが取り付けられる素子配設面となって おり、例えば、フリップチップボンディングやワイヤボンディングにより半導体チップを 接続するための導体部である上端子 T (端子 Τ1 · · ·Τ13)を備えている。  One surface 11 (surface 11) of 10 is an element arrangement surface to which a semiconductor chip is attached. For example, an upper terminal T (terminal) that is a conductor portion for connecting the semiconductor chip by flip chip bonding or wire bonding Τ1 · · · Τ13)
[0024] この基板 10の他方表面 12 (裏面 12)は、例えば、はんだボールの端子をはんだ付 けするためのパッドである下端子 Β (端子 B1 · · -B13)が設けられている。  [0024] The other surface 12 (back surface 12) of the substrate 10 is provided with, for example, lower terminal pins (terminals B1... -B13) that are pads for soldering terminals of solder balls.
[0025] そして、これらの上端子 Τ、下端子 Β同士、上端子 Τ同士及び下端子同士は、夫々 基板 10の内部や表面に設けられた、内部ビア、内装配線パターン等の接続配線 (以 下、配線パターン)によって、電気的に接続されている。  [0025] The upper terminal 端子, the lower terminal Β, the upper terminal Τ, and the lower terminal are connected to internal wiring and internal wiring patterns (hereinafter referred to as internal via patterns) provided on the inside or the surface of the substrate 10, respectively. The wiring pattern is electrically connected to the bottom.
[0026] なお、図 1で示される基板 10において、表面 Αに設けられる上端子 Τは、半導体チ ップが取り付けられる側であるので、各上端子 Tが設けられるピッチが、下端子 Bと比 して小さい間隔となっている。また、図 1の基板 10には、上端子 Tと下端子 Bが夫々 1 3個示されているが、これは説明の都合上であり、特に限定されない。  In addition, in the substrate 10 shown in FIG. 1, since the upper terminal Τ provided on the surface で あ is the side on which the semiconductor chip is attached, the pitch at which each upper terminal T is provided is different from the lower terminal B. The interval is smaller than that. Further, although there are shown 13 upper terminals T and 13 lower terminals B on the substrate 10 in FIG. 1, this is for the convenience of explanation and is not particularly limited.
[0027] 図 1の基板 10は、上端子 T1が下端子 Bl, B4と接続され、上端子 T2が上端子 T3 と接続され、上端子 T4が上端子 T5、下端子 Β5, Β6と接続され、上端子 Τ6が上端 子 Τ9、下端子 Β7, Β8と接続され、上端子 T10が下端子 Β9, B10と接続され、上端 子 T11が上端子 T12と接続され、上端子 T13が下端子 B13と接続され、下端子 Β2 が下端子 Β3と接続され、下端子 B11が下端子 B12と接続されている。  In the substrate 10 of FIG. 1, the upper terminal T1 is connected to the lower terminals Bl and B4, the upper terminal T2 is connected to the upper terminal T3, the upper terminal T4 is connected to the upper terminal T5, and the lower terminals Β5 and Β6. , Upper terminal Τ6 is connected to upper terminal Τ9, lower terminals Β7, 、 8, upper terminal T10 is connected to lower terminals Β9, B10, upper terminal T11 is connected to upper terminal T12, upper terminal T13 is connected to lower terminal B13 Connected, lower terminal Β2 is connected to lower terminal Β3, and lower terminal B11 is connected to lower terminal B12.
[0028] この図 1の基板 10では、上端子 Τ、下端子 Βと、これら端子を電気的に接続する配 線パターンにより複数のネット Ν (ネット Ν1 · · -N10)が形成されている。  In the substrate 10 of FIG. 1, a plurality of nets (nets 1... -N10) are formed by an upper terminal Τ, a lower terminal Β, and a wiring pattern that electrically connects these terminals.
[0029] なお、図 1では 10本のネットが形成されている力 ネットの数も特に限定されるもの ではない。  In FIG. 1, the number of force nets on which ten nets are formed is not particularly limited.
[0030] 本実施形態に係る基板検査方法では、基板 10に設けられるネット Νの配線パター ンカ 電気的接続に問題を有していないかを検査する導通検査が行われる。このた め、配線パターンの両端となる二つの端子 (上端子同士、下端子同士、又は上端子 と下端子同士)間の電気的接続を確認する検査が行われることになる。各端子間の 導通検査では、その端子間に電流を流した状態で、端子間の電圧を計測することに より端子間の通電状態 (抵抗値等)が検査されるようになって!/、る。 [0031] 次に、本実施形態に係る基板検査方法に用いる基板検査装置 20の構成について 説明する。図 2は、基板検査装置 1のブロック図である。この基板検査装置 20は、図 2に示すように、記憶部 21と、制御部 22と、出力部 23と、第一及び第二電流供給部 24, 25と、第一及び第二電圧計測部 26, 27と、第一及び第二切替部 28, 29と、第 一及び第二接触部 30, 31とを備えて構成されている。本発明に係る検査手段には、 第一及び第二電流供給部 24, 25と、第一及び第二電圧計測部 26, 27と、第一及 び第二切替部 28, 29と、第一及び第二接触部 30, 31とが相当している。 In the substrate inspection method according to the present embodiment, a continuity inspection is performed to inspect whether there is a problem in the electrical connection of the wiring pattern of the net provided on the substrate 10. For this reason, an inspection for confirming electrical connection between two terminals (upper terminals, lower terminals, or upper and lower terminals) at both ends of the wiring pattern is performed. In the continuity test between terminals, the current state between the terminals (resistance value, etc.) is inspected by measuring the voltage between the terminals with current flowing between the terminals! /, The Next, the configuration of the substrate inspection apparatus 20 used for the substrate inspection method according to the present embodiment will be described. FIG. 2 is a block diagram of the substrate inspection apparatus 1. As shown in FIG. 2, the board inspection apparatus 20 includes a storage unit 21, a control unit 22, an output unit 23, first and second current supply units 24 and 25, and first and second voltage measurement units. 26, 27, first and second switching portions 28, 29, and first and second contact portions 30, 31. The inspection means according to the present invention includes first and second current supply units 24, 25, first and second voltage measurement units 26, 27, first and second switching units 28, 29, and first And the second contact portions 30, 31 correspond.
[0032] 記憶部 21は、基板 10の端子位置や、配線パターンの配設形態等に関するネット情 報が書き換え可能に格納されている。記憶部 21に格納されているネット情報は、被 検査基板 10の種類の変更等に伴って適宜更新されるようになっている。出力部 23 は、検査結果等の出力に用いられ、表示装置等によって構成される。  [0032] The storage unit 21 stores rewritable net information relating to terminal positions of the substrate 10, wiring pattern arrangement, and the like. The net information stored in the storage unit 21 is appropriately updated as the type of the board to be inspected 10 is changed. The output unit 23 is used for outputting inspection results and the like, and is configured by a display device or the like.
[0033] 第一及び第二接触部 30, 31は、図 3に示すように、複数の接触子 32 (図 4参照)と 、その接触子 32を保持する治具 33とを備えて構成されている。接触子 32は、その先 端部が治具 33の基板 10と対向する基板対向面 33aから突出するようにして設けられ ている。また、接触子 32の配置位置は、基板 10の表面 11及び裏面 12に設けられる 端子 Τ, Bの配置位置と対応するように設定されている。これによつて、治具 30の基 板対向面 33aが基板 10に近接されるのに伴って、各接触子 32が対応する端子 Τ, B と当接 (接触)するようになつている。なお、図 3に示す例では、装置 1内の所定位置 にセットされた基板 10に対して、矢印 Al, A2で示すように、治具 32を上下力も近接 させること〖こより、接触子 32を基板 10の端子 Τ, Bに接触させる構成としているが、例 えば、いずれか一方の治具 33 (例えば、下側の治具 33)については固定式とし、基 板 10が所定位置にセットされるのに伴って、その固定式の治具 33に設けられた接触 子 32が基板 10の端子 Τ, Bに接触するようにしてもょ 、。  As shown in FIG. 3, the first and second contact portions 30 and 31 are configured to include a plurality of contacts 32 (see FIG. 4) and a jig 33 that holds the contacts 32. ing. The contact 32 is provided such that its tip end protrudes from the substrate facing surface 33 a facing the substrate 10 of the jig 33. Further, the arrangement position of the contact 32 is set so as to correspond to the arrangement positions of the terminals Τ and B provided on the front surface 11 and the back surface 12 of the substrate 10. As a result, as the substrate facing surface 33a of the jig 30 is brought close to the substrate 10, each contact 32 comes into contact (contact) with the corresponding terminal Τ, B. In the example shown in FIG. 3, the contact 32 is moved by bringing the jig 32 closer to the vertical force as shown by arrows Al and A2 with respect to the substrate 10 set at a predetermined position in the apparatus 1. For example, one of the jigs 33 (for example, the lower jig 33) is fixed, and the board 10 is set at a predetermined position. As a result, the contact 32 provided on the fixed jig 33 may come into contact with the terminals Τ and B of the board 10.
[0034] また、第一及び第二接触部 30, 31に設けられる各接触子 32には、図 4に示すよう に、一つの端子 Τ, Bに同時に接触する二つの接触端子 32a, 32bが備えられている 。この二つの接触端子 32a, 32bは、例えば一方が電流供給用に用いられ、他方が 電圧計測用に用いられるようになつている。なお、図 4では図面の簡略化のため、治 具 33が省略されているとともに、一部の接触子 32のみを記載し、他の接触子 32につ いては記載を省略している(図 5、図 7についても、同様)。 [0034] Further, as shown in FIG. 4, each contact 32 provided in the first and second contact portions 30, 31 has two contact terminals 32a, 32b that simultaneously contact one terminal Τ, B. Is provided. For example, one of the two contact terminals 32a and 32b is used for current supply, and the other is used for voltage measurement. In FIG. 4, the jig 33 is omitted for simplification of the drawing, and only some of the contacts 32 are shown, and the other contacts 32 are connected. Are omitted (the same applies to Figs. 5 and 7).
[0035] このように、各端子 Τ, Bに夫々二つの接触端子 32a, 32bを配置することによって、 端子 Τ, Bと接触端子 32a, 32b間に生じる接触抵抗の影響を無視して、所定の配線 ノターンの電気的特性を測定することができる(四端子測定方法を実施することがで きる)。 [0035] In this way, by disposing the two contact terminals 32a and 32b on the terminals Τ and B, respectively, the influence of the contact resistance generated between the terminals Τ and B and the contact terminals 32a and 32b is neglected. It is possible to measure the electrical characteristics of non-turns (a four-terminal measurement method can be implemented).
[0036] 第一接触部 30に設けられた各接触端子 32a, 32bは、配線を介して第一切替部 2 8内のスィッチ 28aにそれぞれ接続され、スィッチ 28aによって第一及び第二電流供 給部 24, 25、及び第一及び第二電圧計測部 26, 27との接続関係が切り替えられる ようになつている。また、同様に、第二接触部 31に設けられた各接触端子 32a, 32b は、配線を介して第二切替部 29内のスィッチ 29aにそれぞれ接続され、スィッチ 29a によって第一及び第二電流供給部 24, 25、及び第一及び第二電圧計測部 26, 27 との接続関係が切り替えられるようになって 、る。  [0036] Each contact terminal 32a, 32b provided in the first contact portion 30 is connected to a switch 28a in the first switching portion 28 via a wiring, and the first and second current supply is performed by the switch 28a. The connection relationship between the units 24 and 25 and the first and second voltage measuring units 26 and 27 can be switched. Similarly, each contact terminal 32a, 32b provided in the second contact portion 31 is connected to a switch 29a in the second switching portion 29 via a wiring, and the first and second current supply are provided by the switch 29a. The connection relationship between the units 24 and 25 and the first and second voltage measuring units 26 and 27 can be switched.
[0037] 第一及び第二電流供給部 24, 25は、例えば電源回路 (例えば、出力電圧の調節 が可能な電源回路)と、出力電流の電流値を制御する電流制御回路とを備えて構成 されており、制御部 22の制御により電流の供給動作を行うようになっている。例えば、 電流供給部 24, 25は、電流制御回路の働きにより、予め定められた一定値の電流を 出力するようになっている。  [0037] The first and second current supply units 24 and 25 include, for example, a power supply circuit (for example, a power supply circuit capable of adjusting the output voltage) and a current control circuit that controls the current value of the output current. The current supply operation is performed under the control of the control unit 22. For example, the current supply units 24 and 25 output a predetermined constant current by the action of the current control circuit.
[0038] そして、第一電流供給部 24には、第一及び第二切替部 28, 29によって第一及び 第二接触部 30, 31内のいずれか二つの接触端子 32a, 32bが回路を形成するよう に接続され、第一電流供給部 24が供給する電流がその接触端子 32a, 32bを介して 基板 10の対応する端子 Τ, Bに供給されるようになっている。また、同様に、第一及 び第二切替部 28, 29によって第一及び第二接触部 30, 31内のいずれか二つの接 触端子 32a, 32bが回路を形成するように接続され、第二電流供給部 25が供給する 電流がその接触端子 32a, 32bを介して基板 10の対応する端子 Τ, Bに供給されるよ うになつている。  [0038] In the first current supply unit 24, the first and second switching units 28 and 29 form a circuit with any two contact terminals 32a and 32b in the first and second contact units 30 and 31. Thus, the current supplied by the first current supply unit 24 is supplied to the corresponding terminals Τ and B of the substrate 10 through the contact terminals 32a and 32b. Similarly, any two contact terminals 32a, 32b in the first and second contact portions 30, 31 are connected by the first and second switching portions 28, 29 so as to form a circuit. The current supplied by the two-current supply unit 25 is supplied to the corresponding terminals Τ and B of the substrate 10 through the contact terminals 32a and 32b.
[0039] 第一電圧計測部 26は、第一及び第二切替部 28, 29を介して第一及び第二接触 部 30, 31内のいずれか二つの接触端子 32a, 32bに接続され、その接触端子 32a, 32bが接触された基板 10の端子 Τ, B間の電圧を計測し、計測結果を制御部 22〖こ 与えるようになつている。また、同様に、第二電圧計測部 27は、第一及び第二切替 部 28, 29を介して第一及び第二接触部 30, 31内のいずれか二つの接触端子 32a , 32bに接続され、その接触端子 32a, 32bが接触された基板 10の端子 Τ, B間の電 圧を計測し、計測結果を制御部 22に与えるようになつている。 [0039] The first voltage measuring unit 26 is connected to any two contact terminals 32a, 32b in the first and second contact units 30, 31 via the first and second switching units 28, 29, and Measure the voltage between terminals Τ and B of board 10 with which contact terminals 32a and 32b are in contact. To give. Similarly, the second voltage measuring unit 27 is connected to any two contact terminals 32a, 32b in the first and second contact units 30, 31 via the first and second switching units 28, 29. Then, the voltage between the terminals の and B of the substrate 10 in contact with the contact terminals 32a and 32b is measured, and the measurement result is given to the control unit 22.
[0040] 第一切替部 28は、制御部 22の制御により独立して動作する半導体スイッチング素 子等カゝらなる複数のスィッチ 28aを備えて構成され、第一接触部 30に備えられる複 数の接触端子 32a, 32bと、第一及び第二電流供給部 24, 25、及び第一及び第二 電圧計測部 26, 27との接続関係を切り替えるようになつている。また、同様に、第二 切替部 29は、制御部 22の制御により独立して動作する半導体スイッチング素子等か らなる複数のスィッチ 29aを備えて構成され、第二接触部 31に備えられる複数の接 触端子 32a, 32bと、第一及び第二電流供給部 24, 25、及び第一及び第二電圧計 測部 26, 27との接続関係を切り替えるようになって 、る。  The first switching unit 28 includes a plurality of switches 28 a such as semiconductor switching elements that operate independently under the control of the control unit 22, and a plurality of switches provided in the first contact unit 30. The connection relationship between the contact terminals 32a and 32b, the first and second current supply units 24 and 25, and the first and second voltage measurement units 26 and 27 is switched. Similarly, the second switching unit 29 includes a plurality of switches 29a including semiconductor switching elements that operate independently under the control of the control unit 22, and a plurality of switches provided in the second contact unit 31. The connection relationship between the contact terminals 32a and 32b, the first and second current supply units 24 and 25, and the first and second voltage measurement units 26 and 27 is switched.
[0041] 制御部 22は、記憶部 21に格納されているネット情報に基づいて、基板 10に設けら れた配線パターンに対する検査手順を決定し (この検査手順にっ ヽては後に詳述す る)、その手順に従って、第一及び第二切替部 28, 29のスィッチ 28a, 29bを動作さ せ、第一及び第二電流供給部 24, 25及び第一及び第二電圧計測部 26, 27に接続 される第一及び第接触部 30, 31内の接触端子 32a, 32bを順次切り替えていくよう になっている。また、この切替動作に同期して、制御部 22は、第一及び第二電流供 給部 24, 25に接触端子 32a, 32bを介して検査手順に応じた基板 10の端子間に電 流を供給させ、その端子間の電圧を第一及び第二電圧計測部 26, 27に接触端子 3 2a, 3  The control unit 22 determines an inspection procedure for the wiring pattern provided on the substrate 10 based on the net information stored in the storage unit 21 (this inspection procedure will be described in detail later). According to the procedure, the switches 28a and 29b of the first and second switching units 28 and 29 are operated, and the first and second current supply units 24 and 25 and the first and second voltage measuring units 26 and 27 are operated. The contact terminals 32a and 32b in the first and second contact portions 30 and 31 connected to are sequentially switched. In synchronism with this switching operation, the control unit 22 supplies current to the first and second current supply units 24 and 25 via the contact terminals 32a and 32b between the terminals of the substrate 10 corresponding to the inspection procedure. The voltage between the terminals is supplied to the first and second voltage measuring units 26, 27 and the contact terminals 3 2a, 3
2bを介して計測させ、その計測結果等に基づ 、て各配線パターンの電気的特性に 関する良否判定を行うようになって 、る。  Measurement is performed via 2b, and the quality of each wiring pattern is determined based on the measurement result.
[0042] その良否判定は、例えば、電流供給部 24, 25が供給して 、る電流値と、電圧計測 部 26, 27が計測した電圧値とに基づいて行われる。より詳細には、例えば、その電 流値と電圧値とに基づ 、て配線パターンの抵抗値を算出し、その抵抗値が所定の許 容範囲内に収まっているか否力、又は、この抵抗値と所定閾値との大小関係等によ つて良否判定される。 [0043] 例えば、図 4に示すように、上端子 T4, T5間を接続する配線パターンに対する導 通検査が行われる場合には、上端子 T4に対応する接触子 32Aの一方の接触端子 3 2a, 32b (例えば、端子 32a)と上端子 T5に対応する接触子 32Bの一方の接触端子 32a, 32b (例えば、端子 32b)とが第一切替部 28により第一電流供給部 24の正負 の電流出力部とそれぞれ接続される。これと同時に、接触子 32Aの他方の接触端子 32a, 32b (例えば、端子 32b)と接触子 32Bの他方の接触端子 32a, 32b (例えば、 端子 32a)とが第一切替部 28により第一電圧計測部 24の正負の電圧入力部とそれ ぞれ接続される。そして、第一電流供給部 24により上端子 T4, T5間に電流が供給 された状態で、第一電圧計測部 26により上端子 T4, T5間の電圧が計測される。 The quality determination is performed based on, for example, the current value supplied by the current supply units 24 and 25 and the voltage value measured by the voltage measurement units 26 and 27. More specifically, for example, the resistance value of the wiring pattern is calculated based on the current value and the voltage value, and whether or not the resistance value is within a predetermined allowable range or the resistance value. A pass / fail judgment is made based on the magnitude relationship between the value and the predetermined threshold. [0043] For example, as shown in FIG. 4, when a conduction inspection is performed on a wiring pattern connecting the upper terminals T4 and T5, one of the contact terminals 32A of the contact 32A corresponding to the upper terminal T4 , 32b (for example, terminal 32a) and one contact terminal 32a, 32b (for example, terminal 32b) of the contact 32B corresponding to the upper terminal T5 are connected to the positive / negative current of the first current supply unit 24 by the first switching unit 28. Each is connected to the output unit. At the same time, the other contact terminals 32a, 32b (for example, terminal 32b) of the contact 32A and the other contact terminals 32a, 32b (for example, terminal 32a) of the contact 32B are connected to the first voltage by the first switching unit 28. Connected to the positive and negative voltage input sections of the measurement section 24, respectively. Then, in the state where the current is supplied between the upper terminals T4 and T5 by the first current supply unit 24, the voltage between the upper terminals T4 and T5 is measured by the first voltage measuring unit 26.
[0044] また、制御部 22は、第一及び第二接触部 30, 31の接触端子 32a, 32bが基板 10 の端子 Τ, Bに接触された際に、基板 10の配線パターンに対する導通検査に先立つ て、接触端子 32a, 32bが端子 Τ, Bに接触しているカゝ否かを確認するための接触検 查を行うようになって 、る。  In addition, the control unit 22 performs a continuity test on the wiring pattern of the substrate 10 when the contact terminals 32a and 32b of the first and second contact portions 30 and 31 are in contact with the terminals Τ and B of the substrate 10. Prior to this, contact detection is performed to confirm whether the contact terminals 32a and 32b are in contact with terminals Τ and B.
[0045] この接触検査は、例えば、基板 10の表面 11側の上端子 Tに対する検査と、裏面 1 2側の下端子 Bに対する検査とが同時並行で行われるようになつている。より具体的 には、一方表面 11については、接触子 32が接触された複数の端子 Tについて順番 が付与され、その順番に従って、各端子 Tに接触された接触端子 32a, 32bが第一 切替部 28により第一電流供給部 24に接続され、端子 Tを介してその接触端子 32a, 32b間に電流が供給される。そして、例えば、その接触端子 32a, 32b間に電流が流 れるか否か等を判断することにより、その端子 Tに接触端子 32a, 32bが接触してい る力否かが判断されるようになっている。基板 10の他方面 12側の端子 Bについても、 同様に、接触子 32が接触された複数の端子 Bについて順番が付与され、その順番 に従って、各端子 Bに接触された接触端子 32a, 32bが第二切替部 29により第二電 流供給部 25に接続され、端子 Bを介してその接触端子 32a, 32b間に電流が流れる か否かが判定されるようになって!/、る。  In this contact inspection, for example, an inspection for the upper terminal T on the front surface 11 side of the substrate 10 and an inspection for the lower terminal B on the rear surface 12 side are performed in parallel. More specifically, for the one surface 11, an order is given to a plurality of terminals T with which the contacts 32 are contacted, and according to the order, the contact terminals 32 a and 32 b that are in contact with the terminals T are the first switching unit. 28 is connected to the first current supply unit 24, and current is supplied between the contact terminals 32 a and 32 b via the terminal T. Then, for example, by determining whether or not a current flows between the contact terminals 32a and 32b, it is possible to determine whether or not the contact force of the contact terminals 32a and 32b is in contact with the terminal T. ing. Similarly, for the terminal B on the other surface 12 side of the substrate 10, the order is given to the plurality of terminals B with which the contact 32 is contacted, and the contact terminals 32a and 32b that are in contact with each terminal B are arranged in accordance with the order. The second switching unit 29 is connected to the second current supply unit 25, and it is determined whether or not a current flows between the contact terminals 32a and 32b via the terminal B! /.
[0046] 例えば、図 5に示すように、上端子 T4に対する接触子 32Aの接触検査が行われる 場合には、上端子 T4に対応する接触子 32Aの接触端子 32a, 32bが第一切替部 2 8により第一電流供給部 24の正負の電流出力部にそれぞれ接続される。そして、第 一電流供給部 24により接触子 32Aの接触端子 32a, 32b間に上端子 T4を介して電 流が流れる力否かが判定されること等により、検査が行われるようになつている。この ように上端子 Tに対する接触検査が行われるのに並行して、下端子 Bに対する接触 検査が行われるようになって!/、る。 For example, as shown in FIG. 5, when the contact inspection of the contact 32A with respect to the upper terminal T4 is performed, the contact terminals 32a and 32b of the contact 32A corresponding to the upper terminal T4 are the first switching unit 2 8 is connected to the positive and negative current output sections of the first current supply section 24, respectively. And second The inspection is performed by determining whether or not the current flowing through the upper terminal T4 between the contact terminals 32a and 32b of the contact 32A is determined by one current supply unit 24. In this way, the contact inspection for the lower terminal B is performed in parallel with the contact inspection for the upper terminal T! /.
[0047] 次に、基板 10の配線パターンに対する導通検査の具体的な手順について説明す る。まず、制御部 22により、記憶部 21に格納されているネット情報に基づいて、基板 10に設けられた配線パターンが第一ないし第三組に分類される。  Next, a specific procedure of the continuity test for the wiring pattern of the substrate 10 will be described. First, the control unit 22 classifies the wiring patterns provided on the substrate 10 into first to third groups based on the net information stored in the storage unit 21.
[0048] 第一組には、表面 11側の上端子 T間のみを接続する配線パターンが分類される。  [0048] In the first group, wiring patterns that connect only the upper terminals T on the surface 11 side are classified.
図 1  Figure 1
に示す例では、図 6に示す表のように、上端子 T2と上端子 T3を繋ぐ配線パターン、 上端子 T4と上端子 T5を繋ぐ配線パターン、上端子 T6と上端子 T9を繋ぐ配線バタ ーン、上端子 T7と上端子 T8を繋ぐ配線パターン、上端子 T11と上端子 T12を繋ぐ 配線パターンが第一組に分類される。  In the example shown in Fig. 6, as shown in the table in Fig. 6, the wiring pattern connecting the upper terminal T2 and the upper terminal T3, the wiring pattern connecting the upper terminal T4 and the upper terminal T5, and the wiring pattern connecting the upper terminal T6 and the upper terminal T9. The wiring pattern connecting the upper terminal T7 and the upper terminal T8, and the wiring pattern connecting the upper terminal T11 and the upper terminal T12 are classified into the first group.
[0049] 第二組には、裏面 12側の上端子 B間のみを接続する配線パターンが分類される。  [0049] In the second group, wiring patterns that connect only the upper terminals B on the back surface 12 side are classified.
図 1に示す例では、図 6に示す表のように、下端子 B1と下端子 B4を繋ぐ配線パター ン、下端子 B2と下端子 B3を繋ぐ配線パターン、下端子 B5と下端子 B6を繋ぐ配線パ ターン、下端子 B7と下端子 B8を繋ぐ配線パターン、下端子 B9と下端子 B10を繋ぐ 配線パターン、下端子 B11と下端子 B12を繋ぐ配線パターンが分類される。  In the example shown in Fig. 1, as shown in the table in Fig. 6, the wiring pattern connecting the lower terminal B1 and the lower terminal B4, the wiring pattern connecting the lower terminal B2 and the lower terminal B3, and connecting the lower terminal B5 and the lower terminal B6. Wiring patterns, wiring patterns connecting lower terminal B7 and lower terminal B8, wiring patterns connecting lower terminal B9 and lower terminal B10, and wiring patterns connecting lower terminal B11 and lower terminal B12 are classified.
[0050] 第三組には、表面 11側の上端子 Tと裏面 12側の下端子 Bとの間を接続する配線 ノターンが分類される。但し、一つのネット内にこの第三組に分類される上端子丁が 複数存在する場合には、そのうちのいずれか一つの端子 T (ここでは、符号「Τ1 · · ·」 の一番小さ 、端子 Τ)が代表して検査対象として第三組に分類されるようになって!/ヽ る。下端子 Βについても、一つのネット内にこの第三組に分類される複数の下端子 Β が存在する場合には、そのうちの 、ずれか一つの端子 Β (ここでは、符号「Β1 · · ·」の 一番小さ!、端子 Β)が代表して検査対象として第三組に分類されるようになって!/ヽる。 すなわち、一つのネット内に上端子 Τと下端子 Βとを接続する複数の配線パターンが 存在する場合には、そのうちの 、ずれか一つの配線パターンに対してのみ導通検査 を行うことにし、これによつて検査の効率ィ匕が図られている。 [0051] 具体例に基づいて説明すると、図 1に示す例では、上端子 Tと下端子 Bとを接続す る配線パターンとしては、ネット N1における上端子 T1と下端子 B1又は下端子 B4を 繋ぐ配線パターン、ネット N3における上端子 T4又は上端子 T5と下端子 B5又は下 端子 B6を繋ぐ配線パターン、ネット N4における上端子 T6又は上端子 T9と下端子 B 7又は下端子 B8を繋ぐ配線パターン、ネット N6における上端子 T10と下端子 B9又 は下端子 B10を繋ぐ配線パターン、及び、ネット N8における上端子 T13と下端子 B1 3を繋ぐ配線パターンが該当している。しかし、前記のように選別を行うことにより、最 終的に第三組に分類されるのは、ネット N1の上端子 T1と下端子 B1を繋ぐ配線バタ ーン、ネット N3の上端子 T4と下端子 B5を繋ぐ配線パターン、ネット N4の上端子 T6 と下端子 B7を繋ぐ配線パターン、ネット N6の上端子 T10と下端子 B9を繋ぐ配線パ ターン、及び、ネット N8の上端子 T13と下端子 B13を繋ぐ配線パターンとなる。 [0050] In the third group, the wiring pattern connecting the upper terminal T on the front surface 11 side and the lower terminal B on the rear surface 12 side is classified. However, if there are multiple upper terminal strips classified into this third group in one net, one of these terminals T (here, the smallest of the symbols “符号 1...” Terminal Τ) is representatively classified as the third group for inspection! As for the lower terminal Β, when there are a plurality of lower terminals に classified in this third group in one net, one of these terminals Β (here, the symbol `` Β1 "Smallest!", Terminal Β) is representatively classified as the third group for inspection! In other words, if there are multiple wiring patterns that connect the upper terminal Τ and the lower terminal 内 in one net, the continuity test is performed for only one of the wiring patterns. Thus, the inspection efficiency is improved. [0051] To explain based on a specific example, in the example shown in FIG. 1, the upper terminal T1 and the lower terminal B1 or the lower terminal B4 in the net N1 are used as a wiring pattern for connecting the upper terminal T and the lower terminal B. Wiring pattern connecting the upper terminal T4 or upper terminal T5 and lower terminal B5 or lower terminal B6 in net N3, wiring pattern connecting upper terminal T6 or upper terminal T9 and lower terminal B 7 or lower terminal B8 in net N4 The wiring pattern connecting the upper terminal T10 and the lower terminal B9 or the lower terminal B10 in the net N6 and the wiring pattern connecting the upper terminal T13 and the lower terminal B13 in the net N8 are applicable. However, by sorting as described above, what is finally classified into the third group is the wiring pattern connecting the upper terminal T1 and the lower terminal B1 of the net N1, and the upper terminal T4 of the net N3. Wiring pattern connecting lower terminal B5, wiring pattern connecting net N4 upper terminal T6 and lower terminal B7, wiring pattern connecting net N6 upper terminal T10 and lower terminal B9, and net N8 upper terminal T13 and lower terminal A wiring pattern connecting B13.
[0052] 次に、実際の導通検査について説明する。まず、第一組と第二組に分類された配 線パターンの導通検査にっ 、て説明する。  [0052] Next, an actual continuity test will be described. First, the continuity test of the wiring patterns classified into the first group and the second group will be described.
[0053] 第一組として分類された配線パターンの導通検査は、第一組の配線パターンが接 続された二つの上端子 Tを用いて検査が行われ、第二組として分類された配線バタ ーンの導通検査は、第二組の配線パターンが接続された二つの下端子 Bを用いて 検査が行われる。そして、この第一組の配線パターンに対する導通検査と第二組の 配線パターンに対する導通検査とは、互いに独立したネットに属する配線パターンに 対して検査を行っていくことにより、同時並行して行われるようになつている。  [0053] The continuity test of the wiring pattern classified as the first set is performed using the two upper terminals T connected to the first set of wiring patterns, and the wiring pattern classified as the second set. The continuity test is performed using the two lower terminals B to which the second set of wiring patterns are connected. The continuity test for the first set of wiring patterns and the continuity test for the second set of wiring patterns are performed in parallel by performing tests on the wiring patterns belonging to the mutually independent nets. It ’s like that.
[0054] 例えば、図 1に示す配線パターンを有する基板 10の場合、図 4に示すように、第一 組に分類された上端子 T4と上端子 T5を繋ぐ配線パターンの導通検査を行うと同時 に、第二組に分類され、且つ上端子 T4と上端子 T5を繋ぐ配線パターンが属するネ ット N3に属さない配線パターン、例えば、下端子 B1と下端子 B4を繋ぐ配線パターン 、下端子 B9と下端子 B10を繋ぐ配線パターン (又は下端子 B7と下端子 B8を繋ぐ配 線パターン)の導通検査を行うようになって!/、る。  For example, in the case of the substrate 10 having the wiring pattern shown in FIG. 1, as shown in FIG. 4, the continuity test of the wiring pattern connecting the upper terminal T4 and the upper terminal T5 classified as the first set is performed at the same time. In the second group, the wiring pattern that does not belong to the network N3 to which the wiring pattern that connects the upper terminal T4 and the upper terminal T5 belongs, for example, the wiring pattern that connects the lower terminal B1 and the lower terminal B4, the lower terminal B9 The continuity test of the wiring pattern connecting the lower terminal B10 (or the wiring pattern connecting the lower terminal B7 and the lower terminal B8) is started.
[0055] このように、第一組と第二組から同一のネット Nに属さない配線パターン (上端子 T 又は下端子 B)を少なくとも一つ夫々選択して、同時に導通検査を行うことができる。 このため、通常の導通検査の時間を短縮することが可能となる。 [0056] 第一組に属する配線パターンに対する導通検査、及び第二組に属する配線パター ンに対する導通検査の具体例としては、例えば、図 4に示すものがある。図 4に示す 検査工程では、上端子 T4, T5間を接続する配線パターンに対する導通検査と、下 端子 B9, B10間を接続する配線パターンに対する導通検査とが同時に行われてい る。 In this way, at least one wiring pattern (upper terminal T or lower terminal B) that does not belong to the same net N can be selected from the first group and the second group, and the continuity test can be performed at the same time. . For this reason, it becomes possible to shorten the time of a normal continuity test. [0056] Specific examples of the continuity test for the wiring pattern belonging to the first group and the continuity test for the wiring pattern belonging to the second group include those shown in FIG. In the inspection process shown in FIG. 4, the continuity test for the wiring pattern connecting the upper terminals T4 and T5 and the continuity test for the wiring pattern connecting the lower terminals B9 and B10 are simultaneously performed.
[0057] より詳細には、上端子 T4に対応する接触子 32Aの一方の接触端子 32aと上端子 T 5に対応する接触子 32Bの一方の接触端子 32bとが第一切替部 28により第一電流 供給部 24の正負の電流出力部とそれぞれ接続される。これと同時に、接触子 32Aの 他方の接触端子 32bと接触子 32Bの他方の接触端子 32aとが第一切替部 28により 第一電圧計測部 26の正負の電圧入力部とそれぞれ接続される。そして、第一電流 供給部 24により上端子 T4, T5間に電流が供給された状態で、第一電圧計測部 26 により上端子 T4, T5間の電圧が計測される。  More specifically, one contact terminal 32a of the contact 32A corresponding to the upper terminal T4 and one contact terminal 32b of the contact 32B corresponding to the upper terminal T 5 are connected to each other by the first switching unit 28. The current supply unit 24 is connected to the positive and negative current output units, respectively. At the same time, the other contact terminal 32b of the contact 32A and the other contact terminal 32a of the contact 32B are connected to the positive and negative voltage input sections of the first voltage measuring section 26 by the first switching section 28, respectively. Then, in a state where a current is supplied between the upper terminals T4 and T5 by the first current supply unit 24, the voltage between the upper terminals T4 and T5 is measured by the first voltage measurement unit 26.
[0058] これと同時並行に、下端子 B9に対応する接触子 32Cの一方の接触端子 32aと下 端子 B10に対応する接触子 32Dの一方の接触端子 32bとが第二切替部 29により第 二電流供給部 25の正負の電流出力部とそれぞれ接続される。これと同時に、接触子 32Dの他方の接触端子 32bと接触子 32Dの他方の接触端子 32aとが第二切替部 2 9により第二電圧計測部 27の正負の電圧入力部とそれぞれ接続される。そして、第 二電流供給部 25により下端子 B9, B10間に電流が供給された状態で、第二電圧計 測部 27により下端子 B9, B10間の電圧が計測される。  At the same time, one contact terminal 32a of the contact 32C corresponding to the lower terminal B9 and one contact terminal 32b of the contact 32D corresponding to the lower terminal B10 are connected by the second switching unit 29 to the second. The current supply unit 25 is connected to the positive and negative current output units. At the same time, the other contact terminal 32b of the contact 32D and the other contact terminal 32a of the contact 32D are connected to the positive and negative voltage input sections of the second voltage measurement section 27 by the second switching section 29, respectively. Then, in the state where the current is supplied between the lower terminals B9 and B10 by the second current supply unit 25, the voltage between the lower terminals B9 and B10 is measured by the second voltage measuring unit 27.
[0059] そして、 1工程分 (上下一組分)の第一組に属する配線パターンに対する導通検査 、及び第二組に属する配線パターンに対する導通検査が終了すると、第一及び第二 切替部 28, 29の接続状態が切り替えされ、次の検査対象となる配線パターンが接続 された端子 Τ, Bに対応する接触端子 32a, 32bの組み合わせが、第一及び第二電 流供給部 24, 25、及び第一及び第二電圧計測部 26, 27と接続されるようになって いる。  [0059] Then, when the continuity inspection for the wiring pattern belonging to the first set for one step (one set for the upper and lower portions) and the continuity inspection for the wiring pattern belonging to the second set are completed, the first and second switching units 28, The combination of contact terminals 32a and 32b corresponding to terminals Τ and B to which the next wiring pattern to be inspected is connected is changed to the first and second current supply units 24, 25, and 29 It is connected to the first and second voltage measuring units 26 and 27.
[0060] 次に、第三組の配線パターンの導通検査について説明する。第三組に分類されて いる配線パターンは、すべて相違するネット Nに属する配線パターンであるので、任 意に複数選択しても、同時にこれら選択された配線パターンを導通検査することがで きるようになつている。 Next, the continuity test for the third set of wiring patterns will be described. The wiring patterns classified into the third group are all wiring patterns belonging to different nets N. Therefore, even if a plurality of wiring patterns are arbitrarily selected, the selected wiring patterns can be inspected at the same time. I'm getting ready.
[0061] 第三組に属する配線パターンに対する導通検査の具体例としては、例えば、図 7に 示すものがある。図 7に示す検査工程では、端子 T6, B7間を接続する配線パターン に対する導通検査と、端子 TIO, B10間を接続する配線パターンに対する導通検査 とが同時に行われている。  A specific example of the continuity test for the wiring patterns belonging to the third group is shown in FIG. 7, for example. In the inspection process shown in FIG. 7, the continuity test for the wiring pattern connecting the terminals T6 and B7 and the continuity test for the wiring pattern connecting the terminals TIO and B10 are simultaneously performed.
[0062] より詳細には、上端子 T6に対応する接触子 32Eの一方の接触端子 32bと下端子 B 7に対応する接触子 32Fの一方の接触端子 32bとが第一及び第二切替部 28, 29に より第一電流供給部 24の正負の電流出力部とそれぞれ接続される。これと同時に、 接触子 32Eの他方の接触端子 32aと接触子 32Fの他方の接触端子 32aとが第一及 び第二切替部 28, 29により第一電圧計測部 26の正負の電圧入力部とそれぞれ接 続される。そして、第一電流供給部 24により端子 T6, B7間に電流が供給された状態 で、第一電圧計測部 26により端子 T6, B7間の電圧が計測される。  More specifically, one contact terminal 32b of the contact 32E corresponding to the upper terminal T6 and one contact terminal 32b of the contact 32F corresponding to the lower terminal B 7 are connected to the first and second switching units 28. , 29 are connected to the positive and negative current output sections of the first current supply section 24, respectively. At the same time, the other contact terminal 32a of the contact 32E and the other contact terminal 32a of the contact 32F are connected to the positive and negative voltage input sections of the first voltage measuring section 26 by the first and second switching sections 28 and 29. Each is connected. Then, with the current supplied between the terminals T6 and B7 by the first current supply unit 24, the voltage between the terminals T6 and B7 is measured by the first voltage measurement unit 26.
[0063] これと同時並行に、上下端子 T10に対応する接触子 32Bの一方の接触端子 32bと 下端子 B10に対応する接触子 32Dの一方の接触端子 32bとが第一及び第二切替 部 28, 29により第二電流供給部 25の正負の電流出力部とそれぞれ接続される。こ れと同時に、接触子 32Bの他方の接触端子 32aと接触子 32Dの他方の接触端子 32 aとが第一及び第二切替部 28, 29により第二電圧計測部 27の正負の電圧入力部と それぞれ接続される。そして、第二電流供給部 25により端子 TIO, B10間に電流が 供給された状態で、第二電圧計測部 27により端子 TIO, B10間の電圧が計測される  At the same time, one contact terminal 32b of the contact 32B corresponding to the upper and lower terminals T10 and one contact terminal 32b of the contact 32D corresponding to the lower terminal B10 are connected to the first and second switching sections 28. , 29 are connected to the positive and negative current output sections of the second current supply section 25, respectively. At the same time, the other contact terminal 32a of the contact 32B and the other contact terminal 32a of the contact 32D are connected to the positive and negative voltage input parts of the second voltage measuring part 27 by the first and second switching parts 28, 29. And connected respectively. Then, in the state where the current is supplied between the terminals TIO and B10 by the second current supply unit 25, the voltage between the terminals TIO and B10 is measured by the second voltage measurement unit 27.
[0064] そして、 1工程分 (ネット二つ分)の第三組に属する配線パターンに対する導通検査 が終了すると、第一及び第二切替部 28, 29の接続状態が切り替えされ、次の検査 対象となる配線パターンが接続された端子 Τ, Bに対応する接触端子 32a, 32bの組 み合わせが、第一及び第二電流供給部 24, 25、及び第一及び第二電圧計測部 26 , 27と接続されるようになっている。 [0064] When the continuity inspection for the wiring pattern belonging to the third set of one process (two nets) is completed, the connection state of the first and second switching units 28 and 29 is switched, and the next inspection target The combination of the contact terminals 32a and 32b corresponding to the terminals Τ and B to which the wiring pattern to be connected is the first and second current supply units 24 and 25, and the first and second voltage measurement units 26 and 27. To be connected.
[0065] 図 8は、図 1の基板 10の配線パターンに対する導通検査の手順を示す図(表)であ る。なお、この導通検査に先立って、第一及び第二接触部 30, 31の各接触端子 32 a, 32bと各端子 Τ, Bとの接触状態を確認するための接触検査が行われるようになつ ている。 FIG. 8 is a diagram (table) showing the procedure of continuity inspection for the wiring pattern of the substrate 10 of FIG. Prior to this continuity test, a contact test for confirming the contact state between the contact terminals 32a, 32b of the first and second contact portions 30, 31, and the terminals Τ, B is performed. ing.
[0066] 1回目の導通検査では、上端子 T4と上端子 T5とを接続する配線パターンと、下端 子 B9と下端子 B10とを接続する配線パターンとが同時に検査される。 2回目の導通 検査では、上端子 T6と上端子 T9とを接続する配線パターンと、下端子 B1と下端子 B4とを接続する配線パターンとが同時に検査される。  [0066] In the first continuity test, a wiring pattern connecting the upper terminal T4 and the upper terminal T5 and a wiring pattern connecting the lower end B9 and the lower terminal B10 are simultaneously tested. In the second continuity test, the wiring pattern connecting the upper terminal T6 and the upper terminal T9 and the wiring pattern connecting the lower terminal B1 and the lower terminal B4 are simultaneously tested.
[0067] 3回目の導通検査では、下端子 Bによる配線パターンは残存する力 上端子 Tによ る配線パターンは存在しないため、異なるネット Nに属する下端子 B7と下端子 B8と 接続する配線パターンの検査と、下端子 B5と下端子 B6とを接続する配線パターン の検査とが同時に行われるように設定されている。以上が、第一組及び第二組に属 する配線パターンに対する検査である。  [0067] In the third continuity test, the wiring pattern due to the lower terminal B remains. Since there is no wiring pattern due to the upper terminal T, the wiring pattern connecting the lower terminal B7 and the lower terminal B8 belonging to different nets N And the inspection of the wiring pattern connecting the lower terminal B5 and the lower terminal B6 are performed at the same time. The above is the inspection for the wiring patterns belonging to the first group and the second group.
[0068] 次に、第三組に属する配線パターンに対する検査について説明する。この第三組 の配線パターンは、すべて独立したネット Nに属しているため、例えば、上端子丁に 付与される識別順に、二つの配線パターンごとに、第一電流供給部 24及び第一電 圧計測部 26のセットと、第二電流供給部 25及び第二電圧計測部 27のセットとが割り 当てられるようにする。図 8の表では、上端子 Tの符号の順番により割り当てが行われ ており、 6回目で全ての配線パターンの検査が終了することになる。  Next, inspection for wiring patterns belonging to the third group will be described. Since all of the third set of wiring patterns belong to the independent net N, for example, the first current supply unit 24 and the first voltage are provided for each of the two wiring patterns in the order of identification given to the upper terminals. The set of the measurement unit 26 and the set of the second current supply unit 25 and the second voltage measurement unit 27 are assigned. In the table of FIG. 8, the assignment is performed according to the order of the codes of the upper terminals T, and the inspection of all the wiring patterns is completed at the sixth time.
[0069] なお、図 7は、図 10の 5回目の導通検査の状態を示しており、上端子 T6と下端子 B 7を接続する配線パターンの検査と、上端子 T10と下端子 B10とを接続する配線バタ ーンの検査とが同時に行われている。  [0069] FIG. 7 shows the state of the fifth continuity test in FIG. 10, and the inspection of the wiring pattern connecting the upper terminal T6 and the lower terminal B 7, and the upper terminal T10 and the lower terminal B10 are connected. The wiring pattern to be connected is inspected at the same time.
[0070] 図 9は、基板検査装置 20の動作を示すフローチャートである。まず、検査対象とな る被検査基板 10のネット情報を記憶部 21に記憶させる。  FIG. 9 is a flowchart showing the operation of the substrate inspection apparatus 20. First, the storage unit 21 stores the net information of the board 10 to be inspected.
[0071] 被検査基板 10に前記情報が記憶されると、被検査基板 10の導通検査を行うため に、制御部 22により記憶部 21の前記情報が読み出しされる(Sl)。  When the information is stored in the substrate 10 to be inspected, the information in the storage unit 21 is read out by the control unit 22 in order to perform a continuity inspection of the substrate 10 to be inspected (Sl).
[0072] 実際に被検査基板 10が基板検査装置 1にセットされるとともに、導通検査を行うこと ができるように多針状の接触子 32を有する第一及び第二接触部 30, 31が、被検査 基板 10に対して押圧され、各端子 Τ, Bに接触される。なお、多針状接触子を有して いな  [0072] The first and second contact portions 30, 31 having a multi-needle contact 32 so that the substrate to be inspected 10 is actually set in the substrate inspection apparatus 1 and the continuity inspection can be performed, It is pressed against the substrate to be inspected 10 and is brought into contact with the terminals Τ and B. Do not have multi-needle contacts.
いフライングプローブの如き検査手段を用いる場合には、所定の各端子 Τ, Bへフラ イングプローブの接触子が接触するように動作が制御される。 When using an inspection tool such as a flying probe, The operation is controlled so that the contact of the ing probe contacts.
[0073] 次に、セットされた被検査基板 10の端子 Τ, Bと第一及び第二接触部 30, 31の各 接触端子 32a, 32bとの接触状態の確認検査が、前述のようにして行われる(S2)。こ のとき、いずれかの接触子 32において接触不良がある場合には、第一及び第二接 触部 30, 31の被検査基板 10に対する押圧のやり直しや、出力部 23を介した接触不 良の存在を示す表示出力等の処理が行われる (S3)。  [0073] Next, the confirmation inspection of the contact state between the terminals の, B of the set board 10 to be inspected and the contact terminals 32a, 32b of the first and second contact portions 30, 31 is performed as described above. Performed (S2). At this time, if there is a contact failure in any one of the contacts 32, the first and second contact portions 30, 31 are pressed again against the substrate 10 to be inspected, and the contact failure via the output portion 23 is poor. Processing such as display output indicating the presence of a message is performed (S3).
[0074] 接触検査の結果、接触不良がない場合には、制御部 22が記憶部 21に格納されて いる前記情報から、配線パターンを第一組、第二組と第三組に分類する(S4)。そし て、制御分 22は、分類された配線パターンの組に応じて、導通検査を行うための配 線パターンの検査工程を設定する。このとき、前記のように第一組と第二組の配線パ ターンは少なくとも各組一つの配線パターンが検査される。このため、本基板検査装 置 1により検査時間を短縮することができるようになって 、る。  If there is no contact failure as a result of the contact inspection, the control unit 22 classifies the wiring patterns into the first group, the second group, and the third group based on the information stored in the storage unit 21 ( S4). Then, the control unit 22 sets a wiring pattern inspection process for conducting a continuity test in accordance with the classified wiring pattern set. At this time, as described above, at least one wiring pattern of each set is inspected for the first set and the second set of wiring patterns. For this reason, the inspection time can be shortened by the substrate inspection apparatus 1.
[0075] 続、て、第一組及び第二組の配線パターンの導通検査が行われ、不良が発見され れば不良ありと出力部 23により表示され (S8)、不良が発見されなければ、第三組の 配線パターンが検査されることになる(S6)。  [0075] Subsequently, the continuity inspection of the first and second sets of wiring patterns is performed, and if a defect is found, the output unit 23 displays that there is a defect (S8). If no defect is found, A third set of wiring patterns will be inspected (S6).
[0076] 第一組と第二組の配線パターンの導通検査が終了すると、次に、第三組の配線パ ターンの導通検査が行われる(S6)。このとき、第三組の配線パターンは、ネット毎に 一本設定されているが、第一組と第二組により配線パターンの導通が確認されてい る場合には、この第三組の配線パターンの導通検査を行うだけで、ネットの導通検査 を行うことができる。  When the continuity test for the first and second sets of wiring patterns is completed, the continuity test for the third set of wiring patterns is performed (S6). At this time, one third wiring pattern is set for each net, but when the first and second wiring patterns are confirmed to be conductive, this third wiring pattern is used. A net continuity test can be performed simply by performing a continuity test.
[0077] また、本基板検査装置 1が有する第一及び第二切替部 28, 29、第一電流供給部 2 4、及び第一電圧計測部 26と、第二電流供給部 25及び第二電圧計測部 27とを基板 10の表面と裏面との分け隔てなく用いることができるため、基板 10の導通検査の検 查時間を短くすることができるとともに、電流供給部 24, 25及び電圧計測部 26, 27 を効率良く検査に用いることができる。  [0077] The first and second switching units 28 and 29, the first current supply unit 24, the first voltage measurement unit 26, the second current supply unit 25, and the second voltage included in the substrate inspection apparatus 1 are also provided. Since the measurement unit 27 can be used without separation between the front surface and the back surface of the substrate 10, the inspection time for the continuity inspection of the substrate 10 can be shortened, and the current supply units 24 and 25 and the voltage measurement unit 26 , 27 can be used efficiently for inspection.
[0078] 第三組の配線パターンに対する導通検査の結果、不良が発見されれば不良ありと 出力部 23により表示され (S8)、不良が発見されなければ、被検査基板 10は導通不 良を有して 、な 、基板 10として判定 (表示)される (S7)。 [0079] このように、本実施形態によれば、基板 10に形成される複数の配線パターンに対 する検査を、表面 11に形成される端子 T間を接続する配線パターンにつ ヽての検査 と、裏面 12に形成される端子 B間を接続する配線パターンについての検査と、表面 1 1に形成される端子 Tと裏面 12に形成される端子 Bとを接続する配線パターンについ ての検査とに分けて行うため、基板 10に設けられる配線パターンの導通検査時にお ける検査回数を低減し、検査時間を短縮できる。 [0078] If a defect is found as a result of the continuity test on the third set of wiring patterns, the output unit 23 displays that there is a defect (S8). If no defect is found, the inspected substrate 10 has a poor continuity. If so, it is determined (displayed) as the substrate 10 (S7). As described above, according to the present embodiment, the inspection for the plurality of wiring patterns formed on the substrate 10 is performed on the wiring pattern for connecting the terminals T formed on the surface 11. And an inspection of the wiring pattern connecting the terminals B formed on the back surface 12, and an inspection of the wiring pattern connecting the terminal T formed on the front surface 11 and the terminal B formed on the back surface 12. Therefore, the number of inspections during the continuity inspection of the wiring pattern provided on the substrate 10 can be reduced, and the inspection time can be shortened.
[0080] また、表面 11に形成される端子 T間を接続する配線パターンにつ 、ての検査と、裏 面 12に形成される端子 B間を接続する配線パターンについての検査とが並行して行 われるため、検査時間をさらに短縮できる。  In addition, the inspection for the wiring pattern connecting the terminals T formed on the front surface 11 and the inspection for the wiring pattern connecting the terminals B formed on the back surface 12 are performed in parallel. The inspection time can be further shortened.
[0081] また、互いに独立したネット Nによって接続される表面 11の端子 T間を接続する配 線パターンと、裏面 12の端子 B間を接続する配線パターンとが選出され、その選出さ れた少なくとも二つの配線パターンに対する電気的特性の検査が同時に行われるた め、検査時  [0081] Also, a wiring pattern that connects between the terminals T on the front surface 11 connected by the nets N independent of each other and a wiring pattern that connects between the terminals B on the back surface 12 are selected, and at least the selected wiring pattern is selected. Since the electrical characteristics of two wiring patterns are inspected at the same time,
間を有効に短縮できる。  The interval can be shortened effectively.
[0082] また、第三組に属する配線パターンについては、二つの配線パターンごとに同時に 導通検査が行われるため、検査時間をさらに短縮できる。  [0082] For the wiring patterns belonging to the third group, the continuity test is performed at the same time for every two wiring patterns, so that the test time can be further reduced.
[0083] また、一つの端子 Τ, Bに接触される接触子 32に二つの接触端子 32a, 32bを備え る構成であるため、いずれか一方の接触端子 32a, 32bを電流供給用に用い、いず れか他方の接触端子 32a, 32bを電圧計測用に用いることができ、これによつて電圧 計測の際の接触端子 32a, 32bと端子 Τ, Bとの間の接触抵抗の影響を実質的に除 去して端子 Τ, B間に力かる電圧を正確に計測できる。その結果、端子 Τ, B間の抵 抗値等の電気的特性を正確に計測でき、導通検査の信頼性を向上できる。  [0083] Further, since the contact 32 that is in contact with one terminal Τ, B is provided with two contact terminals 32a, 32b, one of the contact terminals 32a, 32b is used for current supply, Either one of the contact terminals 32a and 32b can be used for voltage measurement, which effectively affects the effect of contact resistance between contact terminals 32a and 32b and terminals Τ and B during voltage measurement. The voltage applied between terminals 端子 and B can be accurately measured. As a result, electrical characteristics such as the resistance value between terminals 等 and B can be accurately measured, and the reliability of the continuity test can be improved.
[0084] また、端子 Τ, B間の導通検査に先立ち、同一の端子 Τ, Bに接触された二つの接 触端子 32a, 32b間の導通状態に基づいて二つの接触端子 32a, 32bの前記端子 T , Bへの接触状態を判定するため、接触端子 32a, 32bと端子 Τ, Bとの接触不良によ り端子 Τ, B間の導通検査に誤りが生じることを防止できる。  [0084] Prior to the continuity test between the terminals Τ and B, the two contact terminals 32a and 32b are connected to each other based on the continuity between the two contact terminals 32a and 32b in contact with the same terminal Τ and B. Since the contact state with the terminals T and B is determined, it is possible to prevent an error in the continuity test between the terminals Τ and B due to poor contact between the contact terminals 32a and 32b and the terminals Τ and B.
[0085] なお、前述の実施形態では、二セットの電流供給部 24, 25及び電圧計測部 26, 2 7を切替部 28, 29を介して接触部 30, 31に接続するようにした力 三セット以上の電 流供給部及び電圧計測部を、切替部 28, 29を介して接触部 30, 31に接続するよう にしてもよい。 In the above-described embodiment, two sets of current supply units 24 and 25 and voltage measurement units 26 and 27 are connected to the contact units 30 and 31 via the switching units 28 and 29. More than set power The flow supply unit and the voltage measurement unit may be connected to the contact units 30 and 31 via the switching units 28 and 29.
[0086] また、前述の実施形態では、多針状の接触子 32を有する接触部 30, 31を用いた 力 X方向、 y方向及び z方向に移動可能、且つ z軸回りに回転可能なフライングプロ ーブを基板 10の表面 11側及び裏面 12側に複数個(例えば、二個)ずつ設けるよう にしてもよい。  [0086] Further, in the above-described embodiment, the force using the contact portions 30, 31 having the multi-needle contact 32 is movable in the X, y, and z directions, and can be rotated about the z axis. A plurality of (for example, two) probes may be provided on the front surface 11 side and the back surface 12 side of the substrate 10.
[0087] また、前述の実施形態では、各端子 Τ, Bに接触する接触子 32に二つの接触端子 32a, 32bを備えるようにした力 接触子 32に単一の接触端子を備える構成としても よい。この場合、電流供給部及び電圧計測部は正極側及び負極側ごとに一つの接 触端子に共通に接続される。  [0087] Further, in the above-described embodiment, the contact 32 that is in contact with each of the terminals Τ and B may be configured to include two contact terminals 32a and 32b. The contactor 32 may include a single contact terminal. Good. In this case, the current supply unit and the voltage measurement unit are commonly connected to one contact terminal for each of the positive electrode side and the negative electrode side.
図面の簡単な説明  Brief Description of Drawings
[0088] [図 1]本発明の一実施形態に係る基板検査方法が適用される基板の一例を模式的 に示す図である。  FIG. 1 is a diagram schematically showing an example of a substrate to which a substrate inspection method according to an embodiment of the present invention is applied.
[図 2]本発明の一実施形態に係る基板検査方法に用いられる基板検査装置のブロッ ク図である。  FIG. 2 is a block diagram of a substrate inspection apparatus used in a substrate inspection method according to an embodiment of the present invention.
[図 3]図 2の基板検査装置の第一及び第二基板接触部等の構成を示す図である。  3 is a diagram showing a configuration of first and second substrate contact portions and the like of the substrate inspection apparatus of FIG.
[図 4]導通検査に関する説明図である。  FIG. 4 is an explanatory diagram relating to a continuity test.
[図 5]接触検査に関する説明図である。  FIG. 5 is an explanatory diagram regarding contact inspection.
[図 6]図 1の基板の配線パターンの分類結果を示す図である。  FIG. 6 is a diagram showing a result of classifying the wiring pattern of the substrate of FIG.
[図 7]導通検査に関する説明図である。  FIG. 7 is an explanatory diagram relating to a continuity test.
[図 8]図 1の基板の配線パターンに対する導通検査の手順を示す図である。  FIG. 8 is a diagram showing a procedure of continuity inspection for the wiring pattern of the substrate in FIG. 1.
[図 9]図 2の基板処理装置の動作を示すフローチャートである。  FIG. 9 is a flowchart showing the operation of the substrate processing apparatus of FIG.
符号の説明  Explanation of symbols
[0089] 10 基板、 11 一方表面 (表面)、 12 他方表面 (裏面)、 20 基板処理装置、 21 記憶部、 22 制御部、 23 出力部、 24 第一電流供給部、 25 第二電流供給部、 2 6 第一電圧計測部、 27 第二電圧計測部、 28 第一切替部、 28a スィッチ、 29 第二切替部、 29a スィッチ、 30 第一接触部、 31 第二接触部、  [0089] 10 substrate, 11 one surface (front surface), 12 other surface (back surface), 20 substrate processing device, 21 storage unit, 22 control unit, 23 output unit, 24 first current supply unit, 25 second current supply unit 2 6 1st voltage measuring part, 27 2nd voltage measuring part, 28 1st switching part, 28a switch, 29 2nd switching part, 29a switch, 30 1st contact part, 31 2nd contact part,
32 接触子、 32a, 32b 接触端子、 33 治具、 B 下端子、 N ネット、 T 上端子。  32 contact, 32a, 32b contact terminal, 33 jig, B lower terminal, N net, T upper terminal.

Claims

請求の範囲 The scope of the claims
[1] 一方表面及び他方表面に形成された複数の端子とそれらの端子間を接続する複 数の配線パターンとによって複数のネットが形成された基板の電気的特性を検査す る基板検査方法であって、  [1] A board inspection method for inspecting electrical characteristics of a board on which a plurality of nets are formed by a plurality of terminals formed on one surface and the other surface and a plurality of wiring patterns connecting the terminals. There,
前記複数の配線パターンを、前記一方表面に形成される前記端子間を接続する配 線パターン群と、前記他方表面に形成される前記端子間を接続する配線パターン群 と、前記一方表面に形成される前記端子と前記他方表面に形成される前記端子とを 接続する配線パターン群とに分類し、  The plurality of wiring patterns are formed on the one surface, a wiring pattern group connecting the terminals formed on the one surface, a wiring pattern group connecting the terminals formed on the other surface, and the one surface. The wiring pattern group connecting the terminal and the terminal formed on the other surface,
前記一方表面に形成される前記端子間を接続する配線パターンについて検査す る第一の検査処理と、  A first inspection process for inspecting a wiring pattern connecting the terminals formed on the one surface;
前記他方表面に形成される前記端子間を接続する配線パターンについて検査す る第二の検査処理と、  A second inspection process for inspecting a wiring pattern connecting the terminals formed on the other surface;
前記一方表面に形成される前記端子と前記他方表面に形成される前記端子とを接 続する配線パターンにつ 、て検査する第三の検査処理と、  A third inspection process for inspecting a wiring pattern for connecting the terminal formed on the one surface and the terminal formed on the other surface;
を行うことを特徴とする基板検査方法。  A substrate inspection method characterized by:
[2] 請求項 1に記載の基板検査方法において、  [2] In the substrate inspection method according to claim 1,
前記第一の検査処理の対象となる配線パターンは、前記第二の検査処理の対象と なる配線パターンとは相違するネットに属しており、  The wiring pattern that is the target of the first inspection process belongs to a different net from the wiring pattern that is the target of the second inspection process.
前記第一の検査処理と前記第二の検査処理が、同時に並行して行われることを特 徴とする基板検査方法。  A substrate inspection method, wherein the first inspection process and the second inspection process are performed in parallel.
[3] 請求項 1又は請求項 2に記載の基板検査方法にぉ 、て、 [3] In the substrate inspection method according to claim 1 or claim 2,
前記第三の検査処理は、互いに異なるネットによって接続される前記一方表面の 前記端子と前記他方表面の前記端子との複数の組み合わせにつ!、て、前記端子間 を接続する配線パターンの電気的特性の検査を同時に行う工程を含むことを特徴と する基板検査方法。  In the third inspection process, a plurality of combinations of the terminal on the one surface and the terminal on the other surface connected by different nets are electrically connected to the wiring pattern connecting the terminals. A substrate inspection method characterized by including a step of simultaneously inspecting characteristics.
[4] 請求項 1な!、し請求項 3の 、ずれかに記載の基板検査方法にお!、て、  [4] The method for inspecting a substrate according to any one of claims 1 and 3 and claim 3!
前記第一の検査処理、前記第二の検査処理及び前記第三の検査処理にお!、て、 一つの前記端子に同時に接触可能に設けられた二つの接触端子を検査対象となる 前記端子にそれぞれ接触させ、その二つの接触端子のうちのいずれか一方の接触 端子を介して前記端子間に電流を供給しつつ、他方の接触端子を介して前記端子 間の電圧を計測することにより、前記端子間を接続する前記配線パターンの電気的 特性の検査を行うことを特徴とする基板検査方法。 In the first inspection process, the second inspection process and the third inspection process, two contact terminals provided so as to be able to contact one terminal at the same time are to be inspected. Measuring the voltage between the terminals through the other contact terminal while contacting each of the terminals and supplying a current between the terminals through one of the two contact terminals. A substrate inspection method comprising: inspecting electrical characteristics of the wiring patterns connecting the terminals.
[5] 請求項 4に記載の基板検査方法において、 [5] In the substrate inspection method according to claim 4,
前記端子間の電気的特性の検査に先立ち、同一の前記端子に接触された前記二 つの接触端子間の導通状態に基づいて前記二つの接触端子の前記端子への接触 状態を判定することを特徴とする基板検査方法。  Prior to the inspection of the electrical characteristics between the terminals, the contact state of the two contact terminals with the terminal is determined based on the conduction state between the two contact terminals in contact with the same terminal. Substrate inspection method.
[6] 一方表面及び他方表面に形成された複数の端子とそれらの端子間を接続する複 数の配線パターンとによって複数のネットが形成された基板の電気的特性を検査す る基板検査装置であって、 [6] A board inspection apparatus for inspecting electrical characteristics of a board on which a plurality of nets are formed by a plurality of terminals formed on one surface and the other surface and a plurality of wiring patterns connecting the terminals. There,
前記基板に設けられた前記ネットに関するネット情報を記憶する記憶部と、 検査対象の前記端子に接触させる複数の接触子を有し、その接触子を介して前記 端子間の電気的特性を検査する少なくとも二つの検査手段と、  A storage unit for storing net information related to the net provided on the substrate, and a plurality of contacts to be brought into contact with the terminals to be inspected, and inspecting electrical characteristics between the terminals via the contacts At least two inspection means;
前記記憶部に記憶されたネット情報に基づ 、て、前記少なくとも二つの検査手段に より検査する前記端子の順番を制御する制御部と、  A control unit for controlling the order of the terminals to be inspected by the at least two inspection units based on the net information stored in the storage unit;
を備え、  With
前記制御部は、  The controller is
前記複数の配線パターンを、前記一方表面に形成される前記端子間を接続するも のかならなる第一組と、前記他方表面に形成される前記端子間を接続するものから なる第二組と、前記一方表面に形成される前記端子と前記他方表面に形成される前 記端子とを接続するものかならなる第三組とに分類し、その分類結果に基づいて前 記端子の検査の順番を制御することを特徴とする基板検査装置。  A plurality of wiring patterns, a first set for connecting the terminals formed on the one surface, and a second set for connecting the terminals formed on the other surface; The terminal formed on the one surface and the terminal formed on the other surface are classified into a third set that should be connected, and the order of inspection of the terminals is determined based on the classification result. A substrate inspection apparatus characterized by controlling.
PCT/JP2007/062337 2006-06-29 2007-06-19 Board inspecting method and board inspecting device WO2008001651A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2006-179826 2006-06-29
JP2006179826A JP2008008773A (en) 2006-06-29 2006-06-29 Substrate inspection method and substrate inspecting device

Publications (1)

Publication Number Publication Date
WO2008001651A1 true WO2008001651A1 (en) 2008-01-03

Family

ID=38845419

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2007/062337 WO2008001651A1 (en) 2006-06-29 2007-06-19 Board inspecting method and board inspecting device

Country Status (4)

Country Link
JP (1) JP2008008773A (en)
KR (1) KR20090031663A (en)
TW (1) TW200809227A (en)
WO (1) WO2008001651A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020095810A1 (en) * 2018-11-09 2020-05-14 日本電産リード株式会社 Inspection instructions information generation device, board inspection system, inspection instructions information generation method, and inspection instructions information generation program

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5260163B2 (en) * 2008-07-02 2013-08-14 日置電機株式会社 Measuring apparatus and measuring method
JP5260164B2 (en) * 2008-07-04 2013-08-14 日置電機株式会社 Measuring apparatus and measuring method
JP5428748B2 (en) * 2009-10-21 2014-02-26 日本電産リード株式会社 Inspection jig maintenance method and substrate inspection apparatus

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0666832A (en) * 1992-08-24 1994-03-11 Hitachi Ltd Probe and inspecting device
JPH06207963A (en) * 1993-01-12 1994-07-26 Matsushita Electric Ind Co Ltd Production of test data for printed board

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0419574A (en) * 1990-05-14 1992-01-23 Fujitsu Ltd Inspection jig for printed circuit board
JPH07191076A (en) * 1993-12-27 1995-07-28 Fujitsu Ltd Printed wiring board tester
JP4544810B2 (en) * 2002-04-23 2010-09-15 日本特殊陶業株式会社 Substrate manufacturing method

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0666832A (en) * 1992-08-24 1994-03-11 Hitachi Ltd Probe and inspecting device
JPH06207963A (en) * 1993-01-12 1994-07-26 Matsushita Electric Ind Co Ltd Production of test data for printed board

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020095810A1 (en) * 2018-11-09 2020-05-14 日本電産リード株式会社 Inspection instructions information generation device, board inspection system, inspection instructions information generation method, and inspection instructions information generation program
CN112969925A (en) * 2018-11-09 2021-06-15 日本电产理德股份有限公司 Inspection instruction information generating device, substrate inspection system, inspection instruction information generating method, and inspection instruction information generating program
JP7384169B2 (en) 2018-11-09 2023-11-21 ニデックアドバンステクノロジー株式会社 Inspection instruction information generation device, board inspection system, inspection instruction information generation method, and inspection instruction information generation program

Also Published As

Publication number Publication date
TW200809227A (en) 2008-02-16
JP2008008773A (en) 2008-01-17
KR20090031663A (en) 2009-03-27

Similar Documents

Publication Publication Date Title
JPH04309875A (en) In-circuit tester
JP2009244077A (en) Substrate inspection device and method
JP4532570B2 (en) Circuit board inspection apparatus and circuit board inspection method
KR20090027610A (en) Substrate inspecting apparatus and substrate inspecting method
WO2008001651A1 (en) Board inspecting method and board inspecting device
JP5428748B2 (en) Inspection jig maintenance method and substrate inspection apparatus
JP5215072B2 (en) Circuit board inspection apparatus and circuit board inspection method
WO2007138831A1 (en) Board examination method and board examination device
JP5208787B2 (en) Circuit board inspection apparatus and circuit board inspection method
CN110023768B (en) Resistance measuring device and resistance measuring method
JP2008281406A (en) Board inspection device and board inspection method
JP6182974B2 (en) Board inspection method
JP5160332B2 (en) Circuit board inspection apparatus and circuit board inspection method
JP5420303B2 (en) Circuit board inspection apparatus and circuit board inspection method
JP4999143B2 (en) Board inspection equipment
JP2017150911A (en) Circuit board inspection device
JP2004361249A (en) Substrate inspection device
JP2014137231A (en) Inspection jig inspection method
JP2020128881A (en) Short circuit inspection system, and short circuit inspection method
JP4257164B2 (en) Substrate inspection apparatus and substrate inspection method
JP6520127B2 (en) Substrate inspection apparatus, substrate inspection method, and substrate inspection jig
JP2014181977A (en) Insulation inspection method and insulation inspection device
JP2002131365A (en) Method and device for inspection
JP2014020815A (en) Substrate inspection device and substrate inspection method
JP5430892B2 (en) Circuit board inspection apparatus and circuit board inspection method

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07767195

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 1020087026200

Country of ref document: KR

NENP Non-entry into the national phase

Ref country code: DE

NENP Non-entry into the national phase

Ref country code: RU

122 Ep: pct application non-entry in european phase

Ref document number: 07767195

Country of ref document: EP

Kind code of ref document: A1