WO2008001461A1 - Circuit intégré à semi-conducteurs - Google Patents

Circuit intégré à semi-conducteurs Download PDF

Info

Publication number
WO2008001461A1
WO2008001461A1 PCT/JP2006/313099 JP2006313099W WO2008001461A1 WO 2008001461 A1 WO2008001461 A1 WO 2008001461A1 JP 2006313099 W JP2006313099 W JP 2006313099W WO 2008001461 A1 WO2008001461 A1 WO 2008001461A1
Authority
WO
WIPO (PCT)
Prior art keywords
data
unit
block
valid
power
Prior art date
Application number
PCT/JP2006/313099
Other languages
English (en)
Japanese (ja)
Inventor
Seiichi Nishijima
Iwao Sugiyama
Original Assignee
Fujitsu Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Limited filed Critical Fujitsu Limited
Priority to JP2008522264A priority Critical patent/JP4551474B2/ja
Priority to PCT/JP2006/313099 priority patent/WO2008001461A1/fr
Publication of WO2008001461A1 publication Critical patent/WO2008001461A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply

Definitions

  • the present invention relates to a technique for suppressing leakage current of a semiconductor integrated circuit.
  • leakage current increases with the miniaturization of transistors formed in LSI (Large Scale Integration) such as IC chips.
  • the cause of current leakage is the leakage current due to the quantum tunnel effect. Since the phenomenon of electrons passing between the insulating layers can occur probabilistically, the leakage current cannot be ignored as the circuit becomes highly integrated. In addition, if the leakage current increases, the power consumption of the LSI increases, the amount of heat generation increases, and the circuit board is easily damaged.
  • Patent Document 1 it is not necessary to provide a power supply stop line that stops supply of power supply voltage during standby and a power supply voltage supply line that is also supplied during standby to maintain the state during standby.
  • a circuit block has been proposed that is connected to a power supply stop line to reduce leakage current.
  • Patent Document 2 a logic circuit block synchronized with a supplied clock signal, a power supply switch for supplying power to the circuit block, and a control circuit for controlling the switch are necessary for circuit operation. There are proposals to reduce the leakage current by shutting off the power supply outside the period.
  • Patent Document 3 the system LSI is divided into functional block circuits, each block is connected to an independent power supply line, and power is supplied by the standby control circuit and the power supply control circuit to reduce power consumption. Proposals have been made.
  • Patent Document 4 the inside of a chip is divided into a plurality of circuit blocks, the supply of power supply voltage to the block can be cut off, and the path of a signal output from the blockable block to another block Proposals have been made to reduce power consumption by providing an inter-block interface circuit that can store signals.
  • each operation block in the LSI is divided into a buffer unit and a logic unit, and after the data is transferred from the buffer unit, a power supply voltage is supplied to the logic unit, and the logic unit is stopped until then. It is not a configuration to do. In other words, a power supply control program is created according to the configuration and operation of each computation block, and power control is not performed by that control program.
  • Patent Document 1 JP 2004-015670 A
  • Patent Document 2 W ⁇ 99Z66640 Publication
  • Patent Document 3 Japanese Patent Application Laid-Open No. 2004-140503
  • Patent Document 4 Japanese Unexamined Patent Publication No. 2003-092359
  • Non-Patent Document 1 Note 1) Nikkei Business Publications, Nikkei Electronics 2004 4-26 no.872, ⁇ 99-127
  • the present invention has been made in view of the above circumstances, and reduces a leakage current by constructing on a circuit a power supply control system that supplies power only to necessary operation blocks when necessary.
  • An object of the present invention is to provide a power supply control circuit that realizes low power consumption.
  • a semiconductor integrated circuit provided with a calculation block for executing a calculation process according to one aspect of the present invention receives input data and a Valid signal indicating whether the input data is valid data.
  • the stored data When the number of stored data held in the buffer unit reaches a preset number of data, the stored data is used to execute a calculation process, and the output data after execution of the calculation process and the output data are valid A mouth portion of the arithmetic block that outputs a Valid signal indicating
  • a power switch control unit that performs power on / off in order to supply power before the arithmetic processing is performed by the logic unit; and that controls a switch unit of the arithmetic block.
  • the calculation block includes a selector unit configured to set a connection between the input data and the data network provided to input the Valid signal to the calculation block, and the input data via the selector unit. And a data buffer unit that holds the input data for which the Valid signal is valid,
  • the control unit When the Valid signal is valid, the control unit writes the input data and the Valid signal to the data buffer unit, outputs a control signal, and the input data reaches the preset number of data, and the logic unit from the power switch controller In response to a power supply instruction to the data buffer unit, a read control signal for starting data transfer from the data buffer unit is output to the data buffer unit, and the time from the start of power supply to the logic unit to the end of the arithmetic processing of the logic unit And a W / R control unit for counting. [0016] Preferably, the power switch control unit may periodically notify the switching timing of the switch unit that controls power supply to the logic unit.
  • a desired power consumption is reduced by determining an operating frequency of the logic unit based on a ratio between a leakage current of the logic unit and a charge / discharge current applied to the calculation.
  • the circuit of each operation block constituting the LSI is subdivided, and the optimal power supply to the circuit that controls the power supply (the logic part of the operation block) can suppress the consumption of leakage current.
  • the power consumption of the entire LSI can be reduced.
  • leakage current consumption can be further reduced by increasing the operating frequency ratio of the circuit that can control power supply.
  • a semiconductor integrated circuit provided with a calculation block that executes a calculation process according to another aspect of the present invention receives input data and a Valid signal indicating whether the input data is valid data.
  • a buffer unit of the arithmetic block for holding input data when the data is valid and issuing a full signal when the number of stored data held reaches a preset number of data;
  • the stored data When the number of stored data held in the buffer unit reaches a preset number of data, the stored data is used to execute a calculation process, and after the calculation process is executed, the output data and the output data are valid.
  • Logic block of the operation block that outputs a Valid signal indicating whether or not there is,
  • the logic unit receives power supply permission and the full signal in order to supply power before execution of arithmetic processing, and controls the switch unit of the arithmetic block that performs power on / off.
  • a control unit ;
  • the arithmetic block includes a selector unit configured to set a connection between the input data and the data signal provided to input the valid signal to the arithmetic block, and the input via the selector unit.
  • a data buffer unit for inputting the data and the Valid signal, and holding the input data for which the Valid signal is valid; When the Valid signal is valid, write the input data and the Valid signal to the data buffer unit, and output a control signal.
  • the input data reaches the preset number of data and starts data transfer from the data buffer unit.
  • a WZR control unit that outputs a read control signal and a full signal to the power control unit to the data buffer unit;
  • the switch unit Upon receipt of the power supply permission token and the full signal issued from the token issuing unit to the logic unit, the switch unit is switched to supply power to the logic unit, and supply power to the logic unit.
  • a power control unit that counts the time from the start to the end of the arithmetic processing of the logic unit.
  • the operating frequency of the logic unit is determined based on a ratio between a leakage current of the logic unit and a charge / discharge current applied to the calculation, thereby reducing desired power consumption.
  • the program of the power switch control unit can easily create a program, focusing only on token control without being aware of the internal operation when A to Z calculation starts and ends.
  • a semiconductor integrated circuit provided with a calculation block for executing a calculation process, which is another aspect of the present invention.
  • the logic unit receives the toggle signal from the buffer unit to supply power before executing the arithmetic processing, and controls the switch unit of the arithmetic block that performs power on / off to the logic unit.
  • a power control unit for the block receives the toggle signal from the buffer unit to supply power before executing the arithmetic processing, and controls the switch unit of the arithmetic block that performs power on / off to the logic unit.
  • a desired power consumption is reduced by determining an operating frequency of the logic unit based on a ratio between a leakage current of the logic unit and a charge / discharge current applied to the calculation.
  • the above configuration simplifies power supply control.
  • the order of data exchange between computation blocks (data network topology) is switched, and when there are inputs from multiple computation blocks, the connection between the network and computation blocks becomes complicated. Even in this case, it is sufficient to define only the relationship between the transfer source (source) calculation block and the transfer destination (target) calculation block in the power switch control unit in the calculation block. Also, fine control can be easily performed by subdividing the blocks.
  • the leakage current consumption is suppressed by subdividing the circuit of each operation block constituting the LSI and supplying the optimum power to the circuit that controls the power supply (the logic part of the operation block). It is possible to reduce the power consumption of the entire LSI. In addition, the leakage current consumption can be further reduced by increasing the operating frequency ratio of the circuit that can control the power supply.
  • FIG. 1 is a block diagram showing a configuration of Example 1.
  • FIG. 2 is a block diagram illustrating a configuration of each calculation unit according to the first embodiment.
  • FIG. 3 is a term chart showing the operation of the logic unit.
  • FIG. 5 is a flowchart showing the operation of the first embodiment.
  • FIG. 6 is a flowchart showing the operation.
  • FIG. 7 is a time chart showing power supply control.
  • FIG. 8 is a block diagram showing a configuration of Example 2.
  • FIG. 9 is a block diagram showing a configuration of each calculation unit in the second embodiment.
  • FIG. 10 is a flowchart showing the operation of the second embodiment.
  • FIG. 11 is a block diagram showing a configuration of Example 3.
  • FIG. 12 is a block diagram illustrating a configuration of each calculation unit according to the third embodiment.
  • FIG. 13 is a flowchart showing the operation of the third embodiment.
  • FIG. 14 shows a structure of a transistor.
  • FIG. 1 is a schematic diagram showing the internal configuration of LSI 1 using the present invention.
  • Fig. 1 shows an example of the LSI 1 configuration consisting of a power supply unit 2, a data network 3, a power supply switch control unit 4, and operation blocks 5a to 5z.
  • each arithmetic block 5a to 5z can be thought of as a circuit that realizes functions such as a filter unit and an FFT unit. S can.
  • the operation blocks 5a to 5z perform operation processing and transfer data to the next operation block via the data network 3. If the output of the previous-stage calculation block is used as the input of the next-stage calculation block after the previous-stage calculation block has completed processing, the leakage current can be reduced by supplying power only to the currently used calculation block.
  • the present invention is not limited to serial processing, but is effective in a system in which only the operation block being processed is operating and the other operation blocks are stopped.
  • a power supply unit 2 shown in FIG. 1 supplies power to each circuit of the LSI 1.
  • the data network 3 is configured by a crossbar network or a bus network, and is a data path that interconnects the operation blocks 5a to 5z.
  • Data network 3 sends input data and valid data to each computation block, and outputs the output data of each computation block to the computation block and other peripheral circuits via the output network.
  • the valid data is data for determining whether or not the input data used in each calculation block is valid. For example, it is synchronized with the clock and sent with the data. Data can be transferred serially or in parallel.
  • the power switch controller 4 controls the power supply timing of each of the operation blocks 5a to 5z.
  • Each arithmetic block 5a-5z is provided with buffer units 6a-6z and logic units 7a-7z.
  • the power supply unit 2 supplies both to the buffer units 6a to 6z and the logic units 7a to 7z.
  • the buffers 6a to 6z always supply power so that input data can be held at any time.
  • the logic units 7a to 7z execute the arithmetic processing described above, and when the arithmetic processing is performed, the switch units 8a to 8z are controlled to supply power.
  • the configuration of the power switch control unit 4 may be a CPU, reconfigurable hardware, or dedicated hardware. When executed by a CPU, etc. When configuring with configurable hardware, etc., the program is read when LSI1 is started and then executed.
  • FIG. 2 shows the configuration of the operation blocks 5a to 5z.
  • the buffer unit 6 includes a selector unit 21, a W / R control unit 22, a data buffer unit 23, and the like. Input data and Valid signal are input to computation blocks 5a to 5z, and output data and output Valid signal are output after computation processing.
  • the selector unit 21 sets the connection between the data network 3 and the buffer unit 6 by the circuit setting signal, and takes in the input data and the Valid signal to the calculation block. Set the transfer source information of the transfer source calculation block that sends input data and Valid signal for each calculation block, and the transfer destination information of the transfer destination calculation block that outputs input data and Valid signal as the output of the calculation block. Yes.
  • the W / R control unit 22 performs control for writing the input data input via the selector unit 21 into the data buffer unit 23.
  • the input data has data used by the logic unit 7 and is synchronized with the data input clock. Further, only valid input data is written into the data buffer unit 23 based on the Valid signal input via the selector unit 21.
  • a power control signal (external operation start trigger) is periodically acquired from the power switch control unit 4 and data and valid signal transfer to the logic unit 7 is started. For example, when a predetermined number of data is accumulated in the data buffer unit 23 and an external operation start trigger is received, the W / R control unit 22 outputs a read control signal to the data buffer unit 23 and starts transfer.
  • the data buffer unit 23 performs data transfer to the logic unit 7.
  • the data buffer unit 23 stores the input data in the memory and transfers the data to the logic unit 7.
  • Data can be written to memory using a method that saves data to a general address, or it can be saved in the order of input, such as FI F ⁇ .
  • the switch unit 8 can control power supply by a transistor. For example, control is performed using an inverter 24 and transistors 25 and 26. In this example, transistors 25 and 26 are connected using different junctions, so the power control signal (external operation start trigger) from power switch control unit 4 is inverted by inverter 24 and input to transistor 25. . One transistor 26 is input without being inverted.
  • power on / off of the logic unit 7 is performed on the VDD side and the GND side of the logic unit 7, but only the VDD side may be used. If only the VDD side is used, the area is not wasted compared to the case where both are turned on compared to turning on / off the power on both sides.
  • potential differences may occur between the gate and the Si substrate of the transistor in the circuit block, or between the gate and drain (source), and the cause of the gate leakage current cannot be completely removed. There is.
  • the input data is transferred from the input port via the data network 3 to the operation blocks 5a to 5z based on the data network setting previously set by the register. Then, the processed output data and the output valid signal are output to other calculation blocks or output ports.
  • Figure 3 shows the timing chart for (1) input data signal waveform, (2) data buffer unit 23 output signal waveform, and (3) change in Vdd '(power control signal).
  • the memory size of the data buffer unit 23 differs depending on the operation assigned to the block unit 7.
  • step S51 a control program for the power switch control unit 4 is set.
  • step S52 as described above, the power control signal is transferred to each computation block to notify the power on / off timing.
  • each calculation block is set.
  • the number of stored data (Ndata) and logic processing time (Toutoff) are set as constants by the circuit setting signal, and the data read count (Counter) and logic processing time are set as variables.
  • a meter for realizing the function is set for the logic unit 7.
  • the circuit setting signal shown in Fig. 2 sets parameters corresponding to the real and imaginary parts of the complex data, for example, in FFT calculations. For digital filter operations, the corresponding filter coefficient is set as a parameter.
  • step S54 the selector unit 21 of each calculation block shown in FIG. 2 is set (SEL) by the circuit setting signal shown in FIG.
  • steps S5:! To 54 in the setting process surrounded by a broken line The order does not limit the invention.
  • the setting process is a setting by the CPU or dedicated hardware responsible for overall control.
  • step S55 the input data and valid signal of each calculation unit are taken into the data buffer unit 23 and the WZR control unit 22 based on the connection (SEL) of the selector unit 21.
  • step S56 the W / R control unit 22 writes only data for which the Valid signal is valid to the data buffer unit 23.
  • the write control signal is output to the data buffer unit 23 for writing.
  • the WZR control unit 22 increments the data read count (Counter) each time one valid data is written. The count here counts the number of valid data, and counts the valid signal.
  • step S58 the power supply control signal (external operation start trigger) from the power supply switch control unit 4 controls the switch unit 8 that supplies power to the logic unit 7 of the corresponding operation block to conduct the logic unit process. Start counting up the time count (timer).
  • step S59 the data buffer unit 23 transfers the accumulated data of Ndata to the logic unit.
  • step S510 the logic unit 7 receives data and starts calculation. After that, the data that has been calculated is output from the logic unit 7 in step S511.
  • step S55 in order to perform arithmetic processing in the next arithmetic block, the process proceeds to step S55.
  • the calculation block A shown in FIG. 6 is the first stage
  • the calculation block to be processed next is the calculation block B
  • the processing up to the calculation block Z is sequentially processed.
  • the calculation block B obtains input data from the calculation block A or the data network 3.
  • Computation block B completes the processing of the buffer part and the logic part in the same way as computation block A, and moves to computation block C in the next stage. Repeat this process until operation block Z Do the arithmetic.
  • FIG. 7 explains the power supply operation.
  • the waveform of period (c) shown in (i) of FIG. 7 indicates switching of the switch unit 8 (transistors 25 and 26 shown in FIG. 2).
  • the logic unit 7 starts arithmetic processing (
  • the period calculation process shown in (a) of Fig. 6 is executed. After the calculation is completed, the switch unit 8 is switched to shut off the power supply.
  • the power switch control unit 4 supplies power to the corresponding calculation block, thereby stopping the power supply path every time the calculation process is completed. Stop power supply.
  • power is always supplied to the no-uffer section 6. This is because data input is always possible regardless of the power supply state. The same applies to the buffer section 6 of all the computation blocks. For this reason, it is possible to transfer data without being aware of each other's power supply status.
  • a clock to be given to LSI 1 having the above system a clock having an operation frequency m times that of input data is given to the logic unit, thereby reducing the computation time to 1 / m.
  • the computation time can be reduced to 1 / m, and the power supply time can be reduced to 1 / m of the conventional one.
  • the leakage current of the logic part can be stopped during the power-off period.
  • the second embodiment is not a direct control between the operation block and the power switch control unit as shown in the first embodiment.
  • a token bus is provided between the token issuing unit and each calculation block, and power is supplied using tokens (power supply right).
  • the right calculation is granted to the first stage calculation block. Then, as soon as the computation in the computation block is completed, the right is returned to the power switch control unit.
  • the token issuing unit that received the return token is the next It has a mechanism for starting a power supply by passing a token to the operation block of the stage.
  • FIG. 8 shows an example in which the LSI 81 is composed of a power supply unit 82, a data network 83, a token issuing unit 84, arithmetic blocks 85a to 85z, and the like.
  • each of the operation blocks 85a to 85z is a circuit that realizes functions such as a filter unit and an FFT unit.
  • each of the operation blocks 85a to 85z performs an operation process and transfers it to the next operation block via the data network 83. If the output of the previous-stage calculation block is used as the input of the next-stage calculation block after the previous-stage calculation block completes processing, power is supplied only to the currently used calculation block, so that leakage current can be reduced.
  • the power supply unit 82 supplies power to each circuit of the LSI 81.
  • the data network 83 is a data path that interconnects the respective operation blocks 85a to 85z configured by a crossbar network or a bus network.
  • the data network 83 sends the input data and valid data to each computation block, and further forwards the output data and output valid signal of each computation block to other peripheral circuits via the computation block and output port.
  • the valid data is data for determining whether or not the input data used in each calculation block is valid.
  • the token issuing unit 84 controls the power supply timing of each of the operation blocks 85a to 85z.
  • Each arithmetic block 85a to 85z is provided with a buffer part 86a to 86z and a logic part 87a to 87z.
  • the power is supplied together with the buffer units 86a to 86z and the logic units 87a to 87z.
  • the buffer units 86a to 86z always supply power so that input data can be held at any time.
  • the logic units 87a to 87z supply power by controlling the switch units 88a to 88z by the power control units 89a to 89z only when executing the arithmetic processing described above.
  • the configuration of the token issuing unit 84 may be a CPU, reconfigurable hardware, or dedicated hardware.
  • the program When the program is executed by the CPU, or when it is configured by reconfigurable hardware, the program may be read and executed when LSI81 is started.
  • the buffer unit 86 includes a selector unit 91, a W / R control unit 92, a data buffer unit 93, and the like.
  • Input data and Valid signals are input to the calculation blocks 85a to 85z. Output the output data and output valid signal from the computation block.
  • the selector unit 91 presets the connection between the data network 83 and the buffer unit 86 by the circuit setting signal, and takes in the input data and the Valid signal to the calculation block.
  • the W / R control unit 92 performs control for writing the input data and the valid signal input via the selector unit 91 into the data buffer unit 93.
  • the input data has a data value used in the logic unit 87 and is synchronized with the data input clock. Further, only valid input data is written to the data buffer unit 93 based on the Valid signal input via the selector unit 91.
  • the data buffer unit 93 stores the input data in the memory and transfers the data to the logic unit 87.
  • Data can be written to memory by writing data to a general address, or it can be saved in the order of input like FIFO. Also, data transfer to the logic unit 87 is performed.
  • the power supply control unit 89 in the calculation block switches the switch unit 88 when detecting that a predetermined number of data is accumulated in the data buffer unit 93 and a token is acquired from the token issuing unit 84. Then, power is supplied to the logic unit 87. Transfer of accumulated data to the logic unit 87 is started in the data buffer unit 93.
  • the switch unit 88 controls power supply using transistors 95 and 96. For example, control is performed using an inverter 94 and transistors 95 and 96. In this example, since transistors 95 and 96 use different junctions, the power supply control signal (operation start trigger) from the power supply control unit 89 is inverted by the inverter 94 and input to the transistor 95. Input to one transistor 96 without inversion. Power is turned on / off on the VDD and GND sides. In this example, the GND side is switched by the transistor 96. Only the VDD side can be switched.
  • step S101 the token issuing unit 84 sets a control program for issuing a token. As described above, a token is issued to each computation block to grant rights to the computation block and notify the power on / off timing.
  • step S102 parameters for realizing functions for the logic unit, etc. Set.
  • the circuit setting signal shown in Fig. 9 sets parameters corresponding to the real and imaginary parts of the complex data, for example, in FFT calculations.
  • For digital filter operation set the corresponding filter coefficient parameter.
  • step S103 the selector unit 91 of each calculation block shown in FIG. 10 is set (SEL) by the circuit setting signal shown in FIG.
  • step S104 the power supply of each calculation block is set.
  • the number of accumulated data (Ndata) and the logic unit processing time (Toutoff) are set as constants.
  • Step S105 initializes the data read count (Counter) and logic processing time count (timer) as variables. In this figure, initialization is set to 0 and up-counting is performed, but down-counting is acceptable.
  • the setting process is a setting by the CPU or dedicated hardware that controls the entire system.
  • step S106 the token issuing unit 84 issues a token to the target calculation block.
  • step S107 the input data and valid signal of each calculation unit are fetched based on the connection (SEL) of the selector unit 91.
  • step S108 the W / R control unit 92 writes only data for which the Valid signal is valid into the data buffer unit 93.
  • the Valid signal When the Valid signal is valid, it writes the input data and Valid signal to the data buffer unit 93 and outputs the control signal. Each time one valid data is written, the data reading count (Counter) is incremented.
  • step S1010 the power supply control signal (operation start trigger) from the power supply control unit 89 controls and introduces the switch unit 88 that supplies power to the logic unit 87 of the corresponding computation block. Start counting up the logic part processing time count (timer).
  • step S 1011 the data buffer unit 93 transfers the stored data for Ndata to the logic unit.
  • step S1012 the logic unit 87 receives data and starts calculation. After that, the completed data is output from the logic unit 87 in step S1013.
  • step S1015 the power supply control unit 89 returns the right to the token issuing unit 84.
  • step S1016 the token issuing unit 84 receives the return token.
  • processing block A is the first stage
  • the next processing block to be processed is processing block B
  • processing up to processing block Z is performed in order.
  • Computation block B obtains input data from computation block A or data network 3.
  • Computation block B completes the processing of the buffer part and the processing of the logic part in the same way as computation block A, and moves to computation block C in the next stage. This process is repeated until computation block Z is performed.
  • FIG. 11 shows an example in which the LSI 111 is configured from a power supply unit 112, a data network 113, arithmetic blocks 114a to 114z, and the like.
  • each calculation block 114a to 114z implements the function of the filter unit, the FFT unit, and the like. This is the circuit that appears.
  • each of the operation blocks 114a to 114z performs an operation process and transfers it to the next operation block via the data network 113. If the output of the previous-stage calculation block is used as the input of the next-stage calculation block after the previous-stage calculation block has completed processing, power is supplied only to the currently used calculation block, so that leakage current can be reduced.
  • the power supply unit 112 supplies power to each circuit of the LSI 111.
  • the data network 113 is a data path that interconnects the respective operation blocks 114a to 114z configured by a cross spa network or a bus network. The data network 113 sends the input data and valid signal to each computation block, and further transfers the output data and output valid signal of each computation block to other peripheral circuits via the computation block and output port.
  • Each of the operation blocks 114a to 114z is provided with a node 115a to 115z and a logic block 16a to 116z.
  • the power is supplied to the buffer units 115a to 115z and the logic units 116a to 116z.
  • the buffer units 115a to 115: 115z always supplies power so that input data can be held at any time.
  • the logic units 116a to 116z execute the arithmetic processing described above, and control the switch units 117a to 117z to supply power when performing the arithmetic processing.
  • the power control units 118a to 118z of the respective arithmetic blocks 1 14a to 14z control the timing of power supply.
  • the buffer unit 115 includes a selector unit 121, a W / R control unit 122, a data buffer unit 123, and the like.
  • the calculation blocks 114a to 114z are provided with an input port for inputting input data and a valid signal, and an output port for output data from the calculation block.
  • the selector unit 121 sets the connection between the data network 113 and the buffer unit 115 based on the circuit setting signal, and takes the input data and the Valid signal into the calculation block.
  • the W / R control unit 122 performs control for writing the input data input via the selector unit 121 to the data buffer unit 123.
  • the W / R control unit 122 switches the switch unit 117 by a toggle signal.
  • a predetermined number of data is accumulated in the data buffer unit 123, transfer to the logic unit 116 is started.
  • the input data has data used by the logic unit 116 and is synchronized with the data input clock. Further, only valid input data is written to the data buffer unit 123 based on the Valid signal input via the selector unit 121.
  • the data buffer unit 123 stores input data in the memory and transfers the data to the logic unit 116.
  • Data write to the memory may be a method of storing data at a general address, or may be stored in the order of input like a FIFO.
  • the switch unit 117 can control power supply by the transistors 125, 126 and the like.
  • the inverter 124 and transistors 125 and 126 are used for control.
  • the signal from the power supply control unit 118 is inverted by the inverter 124 and input to the transistor 125. Input to one transistor 126 without inversion.
  • the transistor 126 is also used to switch the GND side, and only the transistor 125 is used, and only the VDD side can be switched.
  • (1) input data is taken into the calculation block via the selector unit. Only the input data for which the Valid signal is valid is selected by the W / R control unit 122 and written to the data buffer unit 123.
  • the data buffer unit 123 transfers the data to the logic unit 116 when a certain number of data determined by the circuit setting signal is accumulated in the data buffer unit 123.
  • the W / R control unit 122 turns on the power supply Vdd 'and the ground GND' to supply power by sending a signal serving as a toggle for conducting the switch to the power supply control unit 118 simultaneously with data writing. .
  • the W / R control unit 122 sends a signal after the processing data is output from the logic unit 116 to shut off the power supply. Timing setting from power supply to shut-off is made by circuit setting signal.
  • step S 131 parameters for realizing the function are set for the logic unit.
  • the circuit setting signal shown in Fig. 13 sets parameters corresponding to the real and imaginary parts of the complex data, for example, in FFT calculations.
  • For digital filter operations set the corresponding filter coefficient parameter.
  • step S132 the selector unit 121 of each calculation block is set (SEL) by the circuit setting signal shown in FIG.
  • step S133 the power supply of each calculation block is set.
  • the number of accumulated data (Ndata) and the logic unit processing time (Toutoff) are set as constants.
  • step 134 the data reading count (Counter) and the logic section processing time count (timer) are initialized as variables. In this figure, initialization is set to 0 and up-counting is performed, but down-counting is acceptable.
  • the order of steps S131 to S34 of the setting process surrounded by a broken line is not limited.
  • step S135 the input data and valid signal of each calculation unit are fetched based on the connection (S EL) of the selector unit 121.
  • step S 136 only data for which the Valid signal is valid is written into the data buffer unit 123, and the data reading count (Counter) is incremented each time one valid data is written.
  • the input data and Valid signal are written to the data buffer unit 123 and the control signal is output.
  • the W / R control unit reaches the preset number of data, it outputs a read control signal for starting data transfer from the data buffer unit 123 and a full signal to the power control unit 123 to the data buffer unit 123.
  • step S 138 the power supply control unit 118 receives the toggle signal, and controls and turns on the switch unit 117 that supplies power to the logic unit 116. Then, the logic unit processing time count number (timer) starts counting up.
  • step S 139 the data buffer unit 123 transfers the stored data for Ndata to the logic unit 116.
  • step S1310 the logic unit 116 receives data and starts calculation. Thereafter, the data and the V alid signal are output from the logic unit 106 in step S1311 for the completed data.
  • Computation block B obtains input data from computation block A or data network 3.
  • Computation block B completes the processing of the buffer part and the processing of the logic part in the same way as computation block A, and moves to computation block C in the next stage. This process is repeated until computation block Z is performed.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Power Sources (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Logic Circuits (AREA)

Abstract

La présente invention concerne un circuit de commande d'alimentation électrique capable de réduire un courant de fuite et une consommation électrique par construction d'un système de commande d'alimentation électrique sur un circuit de façon à alimenter en électricité uniquement un bloc fonctionnel. Le circuit de commande d'alimentation électrique est agencé sur un circuit intégré à semi-conducteurs comprenant: une unité tampon d'un bloc fonctionnel qui fournit en entrée des données d'entrée et un signal de validité indiquant si la donnée d'entrée et une donnée valide et conserve la donnée d'entrée si elle est valide; une unité logique du bloc fonctionnel qui exécute un traitement fonctionnel en utilisant les données accumulées quand le nombre de données accumulées conservées dans le tampon a atteint un nombre prédéterminé, et produit en sortie le signal de validité indiquant si la donnée de sortie après le traitement fonctionnel et la donnée de sortie sont valides; et une unité de commande de commutation d'alimentation électrique qui commande une unité de commutation du bloc fonctionnel de façon qu'il établisse ou coupe l'alimentation électrique pour obtenir de l'alimentation électrique avant que l'unité logique exécute un traitement fonctionnel.
PCT/JP2006/313099 2006-06-30 2006-06-30 Circuit intégré à semi-conducteurs WO2008001461A1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2008522264A JP4551474B2 (ja) 2006-06-30 2006-06-30 半導体集積回路
PCT/JP2006/313099 WO2008001461A1 (fr) 2006-06-30 2006-06-30 Circuit intégré à semi-conducteurs

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2006/313099 WO2008001461A1 (fr) 2006-06-30 2006-06-30 Circuit intégré à semi-conducteurs

Publications (1)

Publication Number Publication Date
WO2008001461A1 true WO2008001461A1 (fr) 2008-01-03

Family

ID=38845236

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2006/313099 WO2008001461A1 (fr) 2006-06-30 2006-06-30 Circuit intégré à semi-conducteurs

Country Status (2)

Country Link
JP (1) JP4551474B2 (fr)
WO (1) WO2008001461A1 (fr)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009267546A (ja) * 2008-04-23 2009-11-12 Nec Corp 情報通信機器、低消費電力回路及びそれらに用いる消費電力削減方法
US8989100B2 (en) 2011-03-30 2015-03-24 Panasonic Corporation Wireless communication device and semiconductor device
JP2016027701A (ja) * 2014-07-04 2016-02-18 株式会社半導体エネルギー研究所 半導体装置、及び電子機器
US11116263B2 (en) 2013-11-21 2021-09-14 Medline Industries, Inc. Gown for self-donning while maintaining sterility and methods therefor

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5703605B2 (ja) * 2010-06-28 2015-04-22 富士通セミコンダクター株式会社 半導体集積回路
JP7293175B2 (ja) 2020-09-09 2023-06-19 株式会社東芝 通信装置

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06196997A (ja) * 1991-08-06 1994-07-15 American Teleph & Telegr Co <Att> データ出力装置とその方法および記憶装置
WO2002065642A1 (fr) * 2001-02-15 2002-08-22 Hitachi,Ltd Circuit integre a semi-conducteurs, systeme de traitement de donnees et appareil de terminal mobile de communication
JP2003124794A (ja) * 2001-10-10 2003-04-25 Sharp Corp 半導体集積回路およびそれを用いた半導体装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06196997A (ja) * 1991-08-06 1994-07-15 American Teleph & Telegr Co <Att> データ出力装置とその方法および記憶装置
WO2002065642A1 (fr) * 2001-02-15 2002-08-22 Hitachi,Ltd Circuit integre a semi-conducteurs, systeme de traitement de donnees et appareil de terminal mobile de communication
JP2003124794A (ja) * 2001-10-10 2003-04-25 Sharp Corp 半導体集積回路およびそれを用いた半導体装置

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009267546A (ja) * 2008-04-23 2009-11-12 Nec Corp 情報通信機器、低消費電力回路及びそれらに用いる消費電力削減方法
US8989100B2 (en) 2011-03-30 2015-03-24 Panasonic Corporation Wireless communication device and semiconductor device
US11116263B2 (en) 2013-11-21 2021-09-14 Medline Industries, Inc. Gown for self-donning while maintaining sterility and methods therefor
JP2016027701A (ja) * 2014-07-04 2016-02-18 株式会社半導体エネルギー研究所 半導体装置、及び電子機器

Also Published As

Publication number Publication date
JP4551474B2 (ja) 2010-09-29
JPWO2008001461A1 (ja) 2009-11-26

Similar Documents

Publication Publication Date Title
JP4974202B2 (ja) 半導体集積回路
JP3878431B2 (ja) 半導体集積回路装置
JP4621113B2 (ja) 半導体集積回路装置
KR101205323B1 (ko) 리텐션 입/출력 장치를 이용하여 슬립모드를 구현하는시스템 온 칩
WO2008001461A1 (fr) Circuit intégré à semi-conducteurs
US7511535B2 (en) Fine-grained power management of synchronous and asynchronous datapath circuits
TW200922138A (en) Low leakage and data retention circuitry
JP4954862B2 (ja) 半導体集積回路
JP2002196846A (ja) Ｌｓｉのリーク電流低減方法
JP4494390B2 (ja) チップ及びシステム
JP2004021574A (ja) 半導体装置
JP4122954B2 (ja) 半導体集積回路
JP2007226632A (ja) マイクロコンピュータ
JPH10149237A (ja) 半導体回路
JP5408743B2 (ja) 携帯電話
JP5574461B2 (ja) 半導体集積回路
JP4521676B2 (ja) 半導体集積回路装置
WO2007135487A1 (fr) Dispositif et procédé pour réduire la consommation de courant
JP2006303300A (ja) 半導体装置及びその製造方法
US20230317147A1 (en) Semiconductor integrated circuit
JP2004087602A (ja) 半導体集積回路装置
JP5704669B2 (ja) 半導体装置
JP2002341976A (ja) 多電源半導体装置及び該装置の電源制御方法
JP2006332897A (ja) 半導体集積回路
JP2006120175A (ja) 半導体集積回路装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 06767707

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 2008522264

Country of ref document: JP

NENP Non-entry into the national phase

Ref country code: DE

NENP Non-entry into the national phase

Ref country code: RU

122 Ep: pct application non-entry in european phase

Ref document number: 06767707

Country of ref document: EP

Kind code of ref document: A1