WO2007094239A1 - プラズマディスプレイパネル - Google Patents
プラズマディスプレイパネル Download PDFInfo
- Publication number
- WO2007094239A1 WO2007094239A1 PCT/JP2007/052261 JP2007052261W WO2007094239A1 WO 2007094239 A1 WO2007094239 A1 WO 2007094239A1 JP 2007052261 W JP2007052261 W JP 2007052261W WO 2007094239 A1 WO2007094239 A1 WO 2007094239A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- dielectric layer
- oxide
- electrode
- dielectric
- pdp
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J11/00—Gas-filled discharge tubes with alternating current induction of the discharge, e.g. alternating current plasma display panels [AC-PDP]; Gas-filled discharge tubes without any main electrode inside the vessel; Gas-filled discharge tubes with at least one main electrode outside the vessel
- H01J11/20—Constructional details
- H01J11/34—Vessels, containers or parts thereof, e.g. substrates
- H01J11/38—Dielectric or insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J11/00—Gas-filled discharge tubes with alternating current induction of the discharge, e.g. alternating current plasma display panels [AC-PDP]; Gas-filled discharge tubes without any main electrode inside the vessel; Gas-filled discharge tubes with at least one main electrode outside the vessel
- H01J11/10—AC-PDPs with at least one main electrode being out of contact with the plasma
- H01J11/12—AC-PDPs with at least one main electrode being out of contact with the plasma with main electrodes provided on both sides of the discharge space
Definitions
- the present invention relates to a plasma display panel used for a display device or the like.
- PDPs Plasma display panels
- 65-inch televisions have been commercialized.
- PDP has been applied to full-spec high-definition, which has more than twice the number of scanning lines compared to the conventional NTSC system, and PDP that does not contain lead components has been required in consideration of environmental issues. ing.
- a PDP basically includes a front plate and a back plate.
- the front plate is a display electrode composed of a glass substrate of sodium borosilicate glass by a float method, a strip-like transparent electrode formed on one main surface of the glass substrate, and a metal bus electrode. And a protective layer made of magnesium oxide (MgO) formed on the dielectric layer.
- the back plate includes a glass substrate, stripe-shaped address electrodes formed on one main surface thereof, a base dielectric layer covering the address electrodes, a partition formed on the base dielectric layer, It is composed of phosphor layers that emit red, green and blue light respectively formed between the barrier ribs.
- the front plate and the back plate are hermetically sealed with the electrode formation side facing each other, and the discharge gas force of Ne—Xe is 400 ⁇ : ⁇ 600 Torr in the discharge space partitioned by the barrier ribs. It is sealed.
- the PDP discharges by selectively applying a video signal voltage to the display electrodes, and the ultraviolet rays generated by the discharge excite the phosphor layers of each color to emit red, green and blue light, thereby realizing color image display. And then.
- a silver electrode for ensuring conductivity is used for the metal bus electrode of the display electrode, and a low-melting glass material mainly composed of lead oxide is used for the dielectric layer.
- Environmentally friendly considerations Examples that do not contain lead as a dielectric layer are disclosed (for example, see Patent Documents 1, 2, and 3).
- PDP has been applied to high-spec high-definition with more than twice the number of scanning lines compared to the conventional NTSC system. Such a high-definition display increases the number of scanning lines and the number of display electrodes, and further reduces the distance between display electrodes.
- Patent Document 1 Japanese Patent Laid-Open No. 2003-128430
- Patent Document 2 JP 2002-053342 A
- Patent Document 3 JP-A-9-050769
- the present invention solves the above-described problems, and prevents the coloring and insulation failure of the dielectric layer even in high-definition display with a dielectric layer that does not contain a lead component. Realizes a PDP that suppresses the decrease in visible light transmittance.
- the PDP of the present invention includes a front plate having a display electrode, a dielectric layer, and a protective layer formed on a glass substrate, and a back plate having an electrode, a partition, and a phosphor layer formed on the substrate. It is a PDP that is placed facing each other and sealed around to form a discharge space.
- the display electrode contains at least silver
- the dielectric layer covers the display electrode and contains bismuth oxide.
- the configuration is as follows.
- the dielectric layer of the PDP of the present invention includes a first dielectric layer that covers the display electrode, and a bismuth oxide content that covers the first dielectric layer and the bismuth oxide content of the first dielectric layer. And a smaller second dielectric layer.
- the second dielectric layer is a dielectric layer having such a thickness ratio
- the first dielectric layer suppresses the reaction with silver, and the second dielectric layer does not decrease the visible light transmittance.
- necessary dielectric strength As a result, even in high-definition display, it is possible to realize a PDP that prevents coloring and insulation failure of the dielectric layer and suppresses a decrease in visible light transmittance.
- the first dielectric layer contains 0.1 wt% or more and 7 wt% or less of at least one of molybdenum oxide and tungsten oxide.
- the generation of silver colloid and the generation of bubbles can be suppressed by the reaction between molybdenum oxide, tungsten oxide and silver ions.
- the second dielectric layer contains 11% by weight or more and 20% by weight or less of bismuth oxide.
- the first dielectric layer and the second dielectric layer include at least one of zinc oxide, boron oxide, silicon oxide, aluminum oxide, calcium oxide, strontium oxide, and barium oxide.
- a dielectric layer it is possible to realize a PDP with high visible light transmittance without degradation of dielectric strength performance and excellent environmentally friendly display quality.
- a dielectric layer that does not contain a lead component prevents coloring and insulation failure of the dielectric layer and reduces visible light transmittance even in high-definition display. Can be realized.
- FIG. 1 is a perspective view showing a structure of a PDP according to an embodiment of the present invention.
- FIG. 2 is a front plate showing a configuration of a dielectric layer of a PDP according to an embodiment of the present invention. It is sectional drawing.
- FIG. 1 is a perspective view showing the structure of a PDP according to an embodiment of the present invention.
- the basic structure of the PDP is the same as a general AC surface discharge type PDP.
- PDP1 has a front plate 2 made of a front glass substrate 3, etc., and a back plate 10 made of a rear glass substrate 11, etc. Are arranged so as to face each other, and the outer periphery thereof is hermetically sealed with a sealing material having force such as glass frit.
- the discharge space 16 inside the sealed PDP 1 is filled with discharge gas such as neon (Ne) and xenon (Xe) at a pressure of 400 ⁇ : ⁇ 600 Torr!
- a pair of strip-like display electrodes 6 and black stripes (light-shielding layers) 7 composed of the scanning electrodes 4 and the sustain electrodes 5 are arranged in parallel to each other in a plurality of rows.
- a dielectric layer 8 acting as a capacitor is formed on the front glass substrate 3 so as to cover the display electrode 6 and the black stripe (light-shielding layer) 7, and the surface is also provided with a force such as acid magnesium (MgO).
- a protective layer 9 is formed.
- a plurality of strip-like address electrodes 12 are arranged in parallel to each other in a direction orthogonal to the scan electrodes 4 and the sustain electrodes 5 of the front plate 2. This is covered with the underlying dielectric layer 13. Further, a partition wall 14 having a predetermined height is formed on the underlying dielectric layer 13 between the address electrode 12 and the other address electrode 12 to divide the discharge space 16. A phosphor layer 15 that emits red, blue, and green light by ultraviolet rays is sequentially applied to each of the address electrodes 12 in the grooves between the barrier ribs 14.
- a discharge cell is formed at a position where the scan electrode 4, the sustain electrode 5 and the address electrode 12 intersect, and the discharge cell having the red, blue and green phosphor layers 15 aligned in the direction of the display electrode 6 is used for color display. It becomes the pixel of.
- FIG. 2 is a cross-sectional view of front plate 2 showing the configuration of dielectric layer 8 of the PDP that is useful for the embodiment of the present invention.
- Figure 2 is shown upside down from Figure 1.
- a display electrode 6 composed of a scanning electrode 4 and a sustain electrode 5 and a black stripe (light shielding layer) 7 are patterned on a front glass substrate 3 manufactured by a float method or the like.
- the scan electrode 4 and the sustain electrode 5 are transparent electrodes 4 such as indium tin oxide (ITO) and tin oxide (SnO).
- the metal bus electrodes 4b and 5b are used for the purpose of imparting conductivity in the longitudinal direction of the transparent electrodes 4a and 5a, and may be formed of a conductive material mainly composed of a silver material.
- the dielectric layer 8 is a first dielectric provided on the front glass substrate 3 so as to cover the transparent electrodes 4a and 5a, the metal bus electrodes 4b and 5b, and the black stripe (light shielding layer) 7. And a second dielectric layer 82 formed on the first dielectric layer 81 and a second dielectric layer. A protective layer 9 is formed on the electric conductor layer 82.
- scan electrode 4 and sustain electrode 5 and black stripe (light shielding layer) 7 are formed on front glass substrate 3. These transparent electrodes 4a and 5a and metal bus electrodes 4b and 5b are formed by patterning using a photolithography method or the like. The transparent electrodes 4a and 5a are formed by using a thin film process, and the metal bus electrodes 4b and 5b are solidified by baking a paste containing a silver material at a predetermined temperature. Similarly, the black stripe (light shielding layer) 7 is obtained by screen printing a paste containing a black pigment or by forming a black pigment on the entire surface of a glass substrate, and then patterning and baking using a photolithography method. It is formed.
- a dielectric paste is applied on the front glass substrate 3 by a die coating method or the like so as to cover the scan electrode 4, the sustain electrode 5, and the black stripe (light shielding layer) 7. Layer).
- the surface of the applied dielectric paste is leveled and flattened by leaving it for a predetermined time.
- the dielectric paste layer is fired and solidified to form the dielectric layer 8 covering the scan electrode 4, the sustain electrode 5, and the black stripe (light shielding layer) 7.
- the dielectric paste is a paint containing a dielectric material such as glass powder, a binder and a solvent.
- a protective layer 9 made of magnesium oxide (MgO) is formed on the dielectric layer 8 by vacuum deposition.
- predetermined components such as scan electrode 4, sustain electrode 5, black stripe (light shielding layer) 7, dielectric layer 8 and protective layer 9 are formed on front glass substrate 3, and front plate 2 is completed. To do.
- the back plate 10 is formed as follows. First, the composition for the address electrode 12 is formed by screen printing a paste containing silver material on the rear glass substrate 11 or by patterning using a photolithographic method after forming a metal film on the entire surface. An address electrode 12 is formed by forming a material layer to be baked at a predetermined temperature.
- a dielectric paste is applied on the rear glass substrate 11 on which the address electrodes 12 are formed by a die coating method or the like so as to cover the address electrodes 12 to form a dielectric paste layer. Thereafter, the dielectric layer is baked to form the base dielectric layer 13.
- the dielectric paste is a coating containing a dielectric material such as glass powder, a binder and a solvent.
- a partition wall forming paste including a partition wall material is applied onto the underlying dielectric layer 13 and patterned into a predetermined shape to form a partition wall material layer, and then fired to form the partition wall 14.
- a method for patterning the partition wall paste applied on the underlying dielectric layer 13 a photolithography method or a sand blast method can be used.
- the phosphor layer 15 is formed by applying a phosphor paste containing a phosphor material on the base dielectric layer 13 between the adjacent barrier ribs 14 and on the side surfaces of the barrier ribs 14 and baking it. Through the above steps, the back plate 10 having predetermined components on the back glass substrate 11 is completed.
- the front plate 2 and the back plate 10 provided with the predetermined constituent members are arranged to face each other so that the scanning electrode 4 and the address electrode 12 are orthogonal to each other, and the periphery thereof is made of glass frit. Sealing and filling the discharge space 16 with discharge gas containing neon, xenon, etc. completes PDP1.
- the first dielectric layer 81 and the second dielectric layer 82 constituting the dielectric layer 8 of the front plate 2 will be described.
- the dielectric material of the first dielectric layer 81 is composed of the following material composition. That is, 25 to 40% by weight of bismuth oxide (Bi 2 O) and 27.5 times of zinc oxide (ZnO).
- Ruto Co O
- V O vanadium oxide
- Sb o antimony oxide
- a dielectric material powder is prepared by pulverizing a dielectric material composed of these composition components with a wet jet mill or a ball mill so that the average particle diameter is 0.5 m to 2.5 / zm. Next, 55% to 70% by weight of the dielectric material powder and 30% to 45% by weight of the binder component are kneaded well with, for example, three rolls to obtain the first die coating or printing first. Create a dielectric layer paste.
- the binder component is ethylcellulose, or terbineol containing 1% to 20% by weight of acrylic resin, or butyl carbitol acetate.
- dioctyl phthalate, dibutyl phthalate, triphenyl phosphate, and tributyl phosphate are added as plasticizers as necessary.
- Printability may be improved by adding a registered trademark of Kao Corporation) or phosphoryl ester of alkylaryl group.
- the front glass substrate 3 is printed by a die coating method or a screen printing method so as to cover the display electrode 6 and dried, and then the dielectric material is coated. Bake at 575 ° C to 590 ° C, slightly higher than the softening point.
- the dielectric material of the second dielectric layer 82 is composed of the following material composition. That is, acid bismuth (Bi 2 O 3) 11 wt% to 20 wt%
- a dielectric material powder is prepared by pulverizing a dielectric material composed of these composition components with a wet jet mill or a ball mill so that the average particle diameter is 0.5 m to 2.5 / zm. Next, 55% to 70% by weight of this dielectric material powder and 30% to 45% by weight of the binder component are well kneaded with three rolls for the second dielectric layer for die coating or printing. Create a paste.
- the noda component is ethylcellulose, or terbinol containing 1% to 20% by weight of acrylic resin, or butyl carbitol acetate.
- dioctyl phthalate, dibutyl phthalate, triphenyl phosphate, and tributyl phosphate are added as plasticizers as needed, and glycerol monophosphate and sorbitan sesquioleate as dispersants.
- Printability may be improved by adding hete, homogenol (registered trademark of Kao Corporation), phosphate of alkylaryl group, etc.
- the film thickness of the dielectric layer 8 is preferably 41 m or less in order to secure the visible light transmittance by combining the first dielectric layer 81 and the second dielectric layer 82.
- the first dielectric layer 81 has a bismuth oxide content higher than that of the second dielectric layer 82 in order to suppress the reaction of the metal bus electrodes 4b and 5b with silver (Ag). 25% to 40% by weight. Therefore, since the visible light transmittance of the first dielectric layer 81 is lower than the visible light transmittance of the second dielectric layer 82, the film thickness of the first dielectric layer 81 is set to the second dielectric layer 82. It is thinner than the film thickness.
- bismuth oxide (Bi 2 O 3) is 11% by weight or less.
- the visible light transmittance is decreased, it is not preferable because bubbles are likely to be generated in the second dielectric layer 82. On the other hand, if it exceeds 20% by weight, it is not preferable for the purpose of increasing the visible light transmittance.
- the thinner the film thickness of the dielectric layer 8 the more remarkable the effects of improving the panel brightness and reducing the discharge voltage.
- the thickness of the dielectric layer 8 is made too small, the required withstand voltage cannot be obtained.
- the first dielectric layer 81 covering the metal bus electrodes 4b and 5b needs to have a high content of bismuth oxide. is there.
- a predetermined thickness of the dielectric layer 8 is required, so that the visible light transmittance is not extremely lowered. Therefore, the second dielectric layer 82 having a predetermined thickness is required.
- the thickness of the second dielectric layer 82 relative to the first dielectric layer 81 is increased.
- the ratio is more than 1.3, 7. It was a good idea to make it 2 or less. In other words, if the thickness ratio is less than 1.3, the required withstand voltage cannot be obtained, and if it exceeds 7.2, the visible light transmittance is significantly reduced.
- the firing temperature of the dielectric layer 8 is 550 ° C. to 590 ° C.
- Ag ions (Ag +) diffused into the dielectric layer 8 during firing are dielectric Reacts with molybdenum oxide (MoO) and tungsten oxide (WO) in the body layer 8 to produce a stable compound.
- MoO molybdenum oxide
- WO tungsten oxide
- the PDP dielectric layer 8 has a coloring phenomenon and bubble generation in the first dielectric layer 81 in contact with the metal bus electrodes 4b and 5b made of a silver material.
- the second dielectric layer 82 provided on the first dielectric layer 81 realizes a high visible light transmittance while ensuring a withstand voltage. As a result, it is possible to realize a PDP having a high visible light transmittance with few bubbles and coloring as the whole dielectric layer 8.
- the PDP of the present invention is gentle on the environment in which the dielectric layer is not colored and the dielectric strength performance is not deteriorated. PDP with excellent display quality is realized and useful for large screen display devices.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Plasma & Fusion (AREA)
- Gas-Filled Discharge Tubes (AREA)
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/993,181 US8072142B2 (en) | 2006-02-14 | 2007-02-08 | Plasma display panel with improved light transmittance |
EP07708245A EP1887601A4 (en) | 2006-02-14 | 2007-02-08 | PLASMA DISPLAY |
CN2007800006133A CN101326611B (zh) | 2006-02-14 | 2007-02-08 | 等离子体显示面板 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006-036347 | 2006-02-14 | ||
JP2006036347A JP4089733B2 (ja) | 2006-02-14 | 2006-02-14 | プラズマディスプレイパネル |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2007094239A1 true WO2007094239A1 (ja) | 2007-08-23 |
Family
ID=38371426
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2007/052261 WO2007094239A1 (ja) | 2006-02-14 | 2007-02-08 | プラズマディスプレイパネル |
Country Status (6)
Country | Link |
---|---|
US (1) | US8072142B2 (ja) |
EP (1) | EP1887601A4 (ja) |
JP (1) | JP4089733B2 (ja) |
KR (1) | KR100948713B1 (ja) |
CN (1) | CN101326611B (ja) |
WO (1) | WO2007094239A1 (ja) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5298578B2 (ja) * | 2008-03-10 | 2013-09-25 | パナソニック株式会社 | プラズマディスプレイパネル |
EP2144269A3 (en) * | 2008-07-07 | 2010-09-01 | Samsung SDI Co., Ltd. | Substrate structure for plasma display panel, method of manufacturing the substrate structure, and plasma display panel including the substrate structure |
US8329066B2 (en) | 2008-07-07 | 2012-12-11 | Samsung Sdi Co., Ltd. | Paste containing aluminum for preparing PDP electrode, method of preparing the PDP electrode using the paste and PDP electrode prepared using the method |
US8436537B2 (en) | 2008-07-07 | 2013-05-07 | Samsung Sdi Co., Ltd. | Substrate structure for plasma display panel, method of manufacturing the substrate structure, and plasma display panel including the substrate structure |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0950769A (ja) * | 1995-05-26 | 1997-02-18 | Fujitsu Ltd | プラズマディスプレイパネル及びその製造方法 |
JP2001195989A (ja) * | 1999-04-28 | 2001-07-19 | Matsushita Electric Ind Co Ltd | プラズマディスプレイパネル |
JP2001266753A (ja) * | 2000-03-24 | 2001-09-28 | Matsushita Electric Ind Co Ltd | プラズマディスプレイパネル |
JP2002025341A (ja) * | 2000-07-06 | 2002-01-25 | Toray Ind Inc | 誘電体ペーストならびにそれを用いたディスプレイ用部材およびディスプレイ |
JP2002053342A (ja) * | 2000-08-10 | 2002-02-19 | Asahi Glass Co Ltd | 電極被覆用低融点ガラス |
JP2003115261A (ja) * | 2000-03-31 | 2003-04-18 | Matsushita Electric Ind Co Ltd | ディスプレイパネルの製造方法 |
JP2003162962A (ja) * | 1999-12-21 | 2003-06-06 | Matsushita Electric Ind Co Ltd | プラズマディスプレイパネルおよびその製造方法 |
JP2003192376A (ja) * | 2001-12-27 | 2003-07-09 | Asahi Glass Co Ltd | 低融点ガラス、ガラスセラミックス組成物およびプラズマディスプレイパネル背面基板 |
JP2004327456A (ja) * | 2004-08-20 | 2004-11-18 | Toray Ind Inc | プラズマディスプレイ用基板およびその製造方法 |
JP2004345913A (ja) * | 2003-05-23 | 2004-12-09 | Nihon Yamamura Glass Co Ltd | プラズマディスプレイパネル用誘電体材料 |
JP2005231923A (ja) * | 2004-02-18 | 2005-09-02 | Central Glass Co Ltd | 無鉛低融点ガラス |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR19980065367A (ko) * | 1996-06-02 | 1998-10-15 | 오평희 | 액정표시소자용 백라이트 |
US6159066A (en) * | 1996-12-18 | 2000-12-12 | Fujitsu Limited | Glass material used in, and fabrication method of, a plasma display panel |
WO2000067283A1 (fr) * | 1999-04-28 | 2000-11-09 | Matsushita Electric Industrial Co., Ltd. | Ecran a plasma |
US6777872B2 (en) * | 1999-12-21 | 2004-08-17 | Matsushita Electric Industrial Co., Ltd. | Plasma display panel and method for production thereof |
FR2805393A1 (fr) * | 2000-02-23 | 2001-08-24 | Thomson Plasma | Procede de realisation d'une couche dielectrique sur un substrat en verre recouvert d'electrodes conductrices |
CN1595586A (zh) * | 2000-03-31 | 2005-03-16 | 松下电器产业株式会社 | 显示板及其制造方法 |
US6786064B2 (en) * | 2000-10-23 | 2004-09-07 | Hoya Corporation | Process for the production of glass molded article |
JP3827987B2 (ja) | 2001-10-22 | 2006-09-27 | 旭テクノグラス株式会社 | 無鉛ガラスフリット |
JP2005041734A (ja) * | 2003-05-26 | 2005-02-17 | Nippon Electric Glass Co Ltd | 誘電体形成用ガラス及びプラズマディスプレーパネル用誘電体形成材料 |
JP2005038824A (ja) * | 2003-06-27 | 2005-02-10 | Nippon Electric Glass Co Ltd | プラズマディスプレイパネルの誘電体構造 |
JP4275472B2 (ja) * | 2003-07-08 | 2009-06-10 | 株式会社日立製作所 | プラズマディスプレイ装置 |
TW200520008A (en) * | 2003-11-06 | 2005-06-16 | Asahi Glass Co Ltd | Glass for forming barrier ribs, and plasma display panel |
KR20050077391A (ko) * | 2004-01-27 | 2005-08-02 | 엘지전자 주식회사 | 플라즈마 디스플레이 패널 |
JP2005320227A (ja) * | 2004-04-06 | 2005-11-17 | Okuno Chem Ind Co Ltd | 無鉛低融点ガラス組成物 |
US20050242725A1 (en) * | 2004-04-26 | 2005-11-03 | Shinya Hasegawa | Glass composition and paste composition suitable for a plasma display panel, and plasma display panel |
KR20060000515A (ko) * | 2004-06-29 | 2006-01-06 | 대주전자재료 주식회사 | 플라즈마 디스플레이 패널 격벽용 무연 유리 조성물 |
EP1884500A4 (en) * | 2005-04-04 | 2011-01-19 | Panasonic Corp | PLASMA DISPLAY SCREEN AND METHOD FOR MANUFACTURING THE SAME |
JP4089739B2 (ja) * | 2005-10-03 | 2008-05-28 | 松下電器産業株式会社 | プラズマディスプレイパネル |
JP4089740B2 (ja) * | 2005-10-03 | 2008-05-28 | 松下電器産業株式会社 | プラズマディスプレイパネル |
-
2006
- 2006-02-14 JP JP2006036347A patent/JP4089733B2/ja not_active Expired - Fee Related
-
2007
- 2007-02-08 US US11/993,181 patent/US8072142B2/en not_active Expired - Fee Related
- 2007-02-08 KR KR1020077029754A patent/KR100948713B1/ko not_active IP Right Cessation
- 2007-02-08 CN CN2007800006133A patent/CN101326611B/zh not_active Expired - Fee Related
- 2007-02-08 EP EP07708245A patent/EP1887601A4/en not_active Withdrawn
- 2007-02-08 WO PCT/JP2007/052261 patent/WO2007094239A1/ja active Application Filing
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0950769A (ja) * | 1995-05-26 | 1997-02-18 | Fujitsu Ltd | プラズマディスプレイパネル及びその製造方法 |
JP2001195989A (ja) * | 1999-04-28 | 2001-07-19 | Matsushita Electric Ind Co Ltd | プラズマディスプレイパネル |
JP2003162962A (ja) * | 1999-12-21 | 2003-06-06 | Matsushita Electric Ind Co Ltd | プラズマディスプレイパネルおよびその製造方法 |
JP2001266753A (ja) * | 2000-03-24 | 2001-09-28 | Matsushita Electric Ind Co Ltd | プラズマディスプレイパネル |
JP2003115261A (ja) * | 2000-03-31 | 2003-04-18 | Matsushita Electric Ind Co Ltd | ディスプレイパネルの製造方法 |
JP2002025341A (ja) * | 2000-07-06 | 2002-01-25 | Toray Ind Inc | 誘電体ペーストならびにそれを用いたディスプレイ用部材およびディスプレイ |
JP2002053342A (ja) * | 2000-08-10 | 2002-02-19 | Asahi Glass Co Ltd | 電極被覆用低融点ガラス |
JP2003192376A (ja) * | 2001-12-27 | 2003-07-09 | Asahi Glass Co Ltd | 低融点ガラス、ガラスセラミックス組成物およびプラズマディスプレイパネル背面基板 |
JP2004345913A (ja) * | 2003-05-23 | 2004-12-09 | Nihon Yamamura Glass Co Ltd | プラズマディスプレイパネル用誘電体材料 |
JP2005231923A (ja) * | 2004-02-18 | 2005-09-02 | Central Glass Co Ltd | 無鉛低融点ガラス |
JP2004327456A (ja) * | 2004-08-20 | 2004-11-18 | Toray Ind Inc | プラズマディスプレイ用基板およびその製造方法 |
Non-Patent Citations (1)
Title |
---|
See also references of EP1887601A4 * |
Also Published As
Publication number | Publication date |
---|---|
JP4089733B2 (ja) | 2008-05-28 |
KR20080011441A (ko) | 2008-02-04 |
US8072142B2 (en) | 2011-12-06 |
CN101326611A (zh) | 2008-12-17 |
KR100948713B1 (ko) | 2010-03-22 |
US20100219743A1 (en) | 2010-09-02 |
EP1887601A1 (en) | 2008-02-13 |
JP2007220330A (ja) | 2007-08-30 |
EP1887601A4 (en) | 2008-10-29 |
CN101326611B (zh) | 2010-06-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4089739B2 (ja) | プラズマディスプレイパネル | |
WO2007040178A1 (ja) | プラズマディスプレイパネル | |
JP4770516B2 (ja) | プラズマディスプレイパネル | |
JP4910558B2 (ja) | プラズマディスプレイパネル | |
JP4089740B2 (ja) | プラズマディスプレイパネル | |
JP4089732B2 (ja) | プラズマディスプレイパネル | |
JP4089733B2 (ja) | プラズマディスプレイパネル | |
KR100942878B1 (ko) | 플라즈마 디스플레이 패널 및 그 제조 방법 | |
JP5245224B2 (ja) | プラズマディスプレイパネル | |
JP4289433B2 (ja) | プラズマディスプレイパネル | |
JP4289434B2 (ja) | プラズマディスプレイパネル | |
JP4915106B2 (ja) | プラズマディスプレイパネルの製造方法およびプラズマディスプレイパネル用の誘電体ペースト | |
JP4329861B2 (ja) | プラズマディスプレイパネル | |
JP4329862B2 (ja) | プラズマディスプレイパネル | |
JP4382147B2 (ja) | プラズマディスプレイパネル |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200780000613.3 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2007708245 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 11993181 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020077029754 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2007708245 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |