WO2006126252A1 - Icタグの実装構造および実装用icチップ - Google Patents
Icタグの実装構造および実装用icチップ Download PDFInfo
- Publication number
- WO2006126252A1 WO2006126252A1 PCT/JP2005/009417 JP2005009417W WO2006126252A1 WO 2006126252 A1 WO2006126252 A1 WO 2006126252A1 JP 2005009417 W JP2005009417 W JP 2005009417W WO 2006126252 A1 WO2006126252 A1 WO 2006126252A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- chip
- mounting
- tag
- antenna
- electrodes
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
- G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
- G06K19/07749—Constructional details, e.g. mounting of circuits in the carrier the record carrier being capable of non-contact communication, e.g. constructional details of the antenna of a non-contact smart card
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
- G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
- G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
- G06K19/07749—Constructional details, e.g. mounting of circuits in the carrier the record carrier being capable of non-contact communication, e.g. constructional details of the antenna of a non-contact smart card
- G06K19/0775—Constructional details, e.g. mounting of circuits in the carrier the record carrier being capable of non-contact communication, e.g. constructional details of the antenna of a non-contact smart card arrangements for connecting the integrated circuit to the antenna
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3421—Leaded components
- H05K3/3426—Leaded components characterised by the leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45147—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/4813—Connecting within a semiconductor or solid-state body, i.e. fly wire, bridge wire
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10227—Other objects, e.g. metallic pieces
- H05K2201/10386—Clip leads; Terminals gripping the edge of a substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10636—Leadless chip, e.g. chip capacitor or resistor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10651—Component having two leads, e.g. resistor, capacitor
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Definitions
- the present invention relates to an IC tag mounting structure formed by mounting an IC chip on an antenna substrate, and an IC chip for mounting used therefor.
- An IC tag is formed by mounting an IC chip on an antenna substrate on which an antenna for transmitting and receiving signals is formed.
- the antenna substrate is obtained by forming an antenna pattern on an electrically insulating film.
- the IC chip is mounted with the two electrodes provided on the chip electrically connected to both ends of the antenna pattern.
- the IC chip there are various methods for mounting the IC chip on the antenna substrate. For example, an adhesive is applied to the antenna substrate, and the electrodes of the IC chip and the connection terminals of the antenna pattern are aligned and heated and heated. By pressing, the IC chip is bonded to the antenna substrate and the antenna pattern and the IC chip are electrically connected and mounted.
- Patent Document 1 Japanese Patent Laid-Open No. 2003-6600
- Patent Document 2 JP 2004-362190 A
- IC tags are being used for a wide variety of applications as well as miniaturization. In order to make such versatile use possible, IC tags need to be produced in large quantities at low cost, and more efficient production methods are being studied. In particular, since the IC chip used in recent IC tags is extremely small, there is a problem that the work of manufacturing the IC tag by combining the IC chip and the antenna substrate becomes complicated. There is a need for a method that can be mounted on an antenna board.
- the IC chip when the IC chip is heated and pressed using an adhesive and connected to the antenna substrate, if the substrate of the antenna substrate has low heat resistance and strength, such as a polyethylene film, the temperature is increased. There is a problem that the substrate melts when heated, and there is also a problem that heating the workpiece to a high temperature is limited in the manufacturing process.
- the present invention has been made to solve these problems, and allows an IC chip to be easily mounted on an antenna substrate, thereby reducing the manufacturing cost of the IC tag.
- the purpose is to provide an IC tag mounting structure and a mounting IC chip for use in this structure.
- the present invention comprises the following arrangement.
- an IC tag mounting structure in which a mounting IC chip is mounted in electrical connection with an antenna pattern, and the mounting IC chip is in mechanical contact with an electrode formed on the IC chip.
- a conductive wire is wound around the outer surface between opposite sides of the IC chip, and the mounting IC chip is connected to the antenna pattern via the conductive wire. It is characterized by being joined to.
- this IC tag mounting structure the assembly work of mounting the mounting IC chip on the antenna pattern is facilitated, and the manufacturing cost of the IC tag can be reduced.
- the IC chip has a pair of electrodes arranged at diagonal positions, and the conductive wires are attached to be electrically connected to the respective electrodes, thereby mounting the mounting IC chip. Handling becomes even easier.
- the antenna pattern is characterized in that it is formed on the surface of a base film having electrical insulation.
- the antenna pattern can also be formed as an antenna using only metal wires.
- the outer surface between the opposing sides of the IC chip is in a state of being in mechanical contact with and electrically connected to the electrode formed on the IC chip. It can be used effectively if it is formed by winding a conductive wire so that it goes around.
- the IC chip has a pair of electrodes arranged at diagonal positions, and the conductive wire is electrically connected to the respective electrodes. The mounting operation to the antenna pattern is easy. Therefore, it is effective in that the IC chip for mounting can be easily manufactured.
- the IC tag mounting structure in which the IC chip is mounted in electrical connection with the antenna pattern, and the planar arrangement overlapping the connection end of the antenna pattern with the IC chip
- An IC chip is disposed on the IC chip so that the outer surface of the IC chip and the antenna pattern collectively make a round while being in mechanical contact with and electrically connected to the electrode formed on the IC chip.
- a conductive wire is wound around and the IC chip and the antenna pattern are electrically connected through the conductive wire. According to this IC tag mounting structure, it is possible to easily manufacture an IC tag without the need for a heating process for thermosetting the adhesive.
- the antenna pattern force is formed on the surface of a base film having electrical insulation, and the IC chip is arranged to face the base film, and the IC chip, the antenna pattern and the base film force are provided.
- the conductive wire is wound around the outer surface of the antenna substrate so as to make a round.
- FIG. 1 is a cross-sectional view showing a first embodiment of an IC tag mounting structure.
- FIG. 2 is a perspective view showing an embodiment of a mounting IC chip.
- FIG. 3 is a perspective view showing another embodiment of a mounting IC chip.
- ⁇ 4 It is a schematic view of a winding device.
- FIG. 5A to FIG. 5D are explanatory views showing an example of mounting a mounting IC chip on an antenna substrate.
- FIG. 6 is a cross-sectional view showing a second embodiment of the IC tag mounting structure.
- FIG. 7 is a schematic view of a winding device.
- FIG. 8A to FIG. 8C are explanatory views showing a process of mounting an IC chip on the antenna substrate.
- FIG. 1 is a cross-sectional view showing the first embodiment of the IC tag mounting structure according to the present invention.
- the mounting structure of the IC tag according to the present embodiment is that the mounting is performed by electrically connecting the antenna patterns 44a and 44b formed on the surface of the base film 42 having electrical insulation.
- C chip 10 is mounted.
- the mounting IC chip 10 is formed by winding conductive wires 12a and 12b so as to make a round around the outer surface of the IC chip 20 by electrically connecting with a pair of electrodes 20a and 20b formed on the IC chip 20. Has been.
- the mounting IC chip 10 is mounted on the antenna substrate 40 by connecting the conductive wires 12a and 12b wound around the IC chip 20 to the connection ends of the antenna patterns 44a and 44b with solder 45. . As a result, the antenna patterns 44a and 44b and the IC chip 20 are electrically connected.
- a method of connecting the conductive wires 12a and 12b to the antenna patterns 44a and 44b in addition to a method of connecting using the solder 45, a method of using a conductive material such as a conductive paste, an anisotropic conductive film A method using a conductive film such as can be used.
- the conductive bonding material used when bonding the conductive wires 12a, 12b of the mounting IC chip 10 to the antenna patterns 44a, 44b is not particularly limited.
- the antenna substrate 40 in the illustrated example is a dipole antenna substrate in which a pair of antenna patterns 44a and 44b are linearly formed on the surface of the base film 42, and is also an antenna substrate in which a force antenna pattern is formed in a planar coil shape.
- the mounting IC chip 10 can be mounted.
- FIG. 2 and 3 show examples of the mounting IC chip 10 mounted on the antenna substrate 40.
- FIG. These mounting IC chips 10 are each configured such that the conductive wires 12a and 12b are wound around the IC chip 20 while being electrically connected to the electrodes 20a and 20b formed on the IC chip 20. It is formed by attaching.
- the IC chip 20 is provided on one surface of the electrodes 20a and 20b force C chip 20 in a diagonal arrangement.
- the conductive wires 12a and 12b pass through the electrodes 20a and 20b, respectively, and are attached so as to go around the outer surface of the IC chip 20 in the two opposite sides of the IC chip 20.
- FIG. 2 and 3 show the same IC chip 20 with the winding direction of the conductive wires 12a and 12b changed by 90 °. Since the IC chip 20 has a square shape in plan and the electrodes 20a and 20b are arranged in a diagonal direction, the direction of winding the conductive wires 12a and 12b so as to pass over the electrodes 20a and 20b is shown in the figure. As shown in Fig. 2 and Fig. 3, it can be wound between different opposing sides. In either case, the conductive wires 12a, 12b The electrodes 20a and 20b are arranged in a non-intersecting arrangement, and are mounted on the IC chip 20 substantially in parallel.
- the electrical connection between the electrodes 20a, 20b and the conductive wires 12a, 12b is made by mechanical contact of the conductive wires 12a, 12b with the electrodes 20a, 20b of the IC chip 20.
- the winding positions of the conductive wires 12a and 12b are set to overlap (intersect) with the electrodes 20a and 20b.
- conductive '14 wires 12a and 12b force contact with S electrodes 20a and 20b, and keep conductive electrodes 14a 12a and 12b in contact with strong electrodes 20a and 20b Attach as shown.
- the conductive wires 12a and 12b are electrically connected to the electrodes 20a and 20b of the IC chip 20 over their entire length.
- the conductive wires 12a and 12b fine metal wires such as copper wires and gold wires are used.
- the material of the fine metal wires used for the conductive wires 12a and 12b is not particularly limited, but the IC chip 20 used for the IC tag has a very small plane dimension of about lmm x 1mm.
- the conductive wires 12a and 12b do not contact each other when they are attached to the chip 20 and are electrically short-circuited! It is necessary to select a thin metal wire.
- the winding device 30 includes a storage portion for storing the conductive wire 12 formed in a U-shape, a pressing portion 32 provided with an extrusion claw for pressing the conductive wire 12 one by one, and a support base for supporting the IC chip 20 34.
- the support base 34 is provided with a set portion 34a for positioning and setting the IC chip 20, and the conductive wire 12 pushed out by the pressing portion 32 is wound around the outer surface of the IC chip 20 on the set portion 34a. Guide grooves to guide are provided.
- the operation of winding the conductive wire 12 around the IC chip 20 using the winding device 30 is performed as follows. With the pressing portion 32 in the open position, the IC chip 20 is set on the set portion 34a of the support base 34, and then the pressing portion 32 is pressed down to clamp the IC chip 20 between the pressing portion 32 and the support base 34. . The pressing part 32 is pushed out by the clamping force between the pressing part 32 and the support base 34. The conductive wire 12 is pushed out by the nail, the winding position of the conductive wire 12 is guided by the guide groove provided in the set portion 34a, and the conductive wire 12 wraps around the lower side of the IC chip 20 to cause the IC chip. A conductive wire 12 is wound around the outer surface of 20.
- the set part 34a provided on the support base 34 pushes the conductive wire 12 pushed out from the pressing part 32 in a state where the IC chip 20 is set in the set part 34a.
- the conductive wire 12 passes over one electrode of the IC chip 20, and the electrodes 20a and 20b It is in electrical connection with one side.
- the IC chip 20 After the conductive wire 12 is wound around one of the electrodes 20a and 20b of the IC chip 20, the IC chip 20 is set in the set portion 34a in the direction opposite to the direction shown in FIG. 4, and the winding operation is performed in the same manner.
- the conductive wire 12 can be wound around the IC chip 20 while being electrically connected to the other electrode. Since the electrodes 20a and 20b of the IC chip 20 are symmetrically arranged in the diagonal direction, when the IC chip 20 is set in the setting portion 34a, the electrode 20a, The wire 20b is wound with the conductive wire 12 being electrically connected.
- one surface of the IC chip 20 on which the electrodes 20a and 20b are formed may be directed upward or downward.
- the conductive wire 12 is wound around the IC chip 20, the electrodes 20a and 20b and the conductive wire 12 are electrically connected in either case.
- FIG. 2 shows that one conductive wire 12a is wound downward and the other conductive wire 12b is wound upward with the conductive wires 12a and 12b wound around the IC chip 20.
- FIG. 3 shows that the conductive wires 12a and 12b are wound upward, and the ends of one conductive wire 12a are wound so as to overlap each other.
- the conductive wires 12a and 12b may be slightly separated from each other in the state of being wound around the IC chip 20, or may be slightly overlapped.
- a metal mold for processing used for bending a thin metal wire is used. It is also possible to do.
- the IC chip 20 used in the mounting IC chip 10 of the present embodiment winds the support base 34 of the winding device 30 and the conductive wire without distinguishing the direction and the front and back of the IC chip 20. Since the mounting IC chip 10 can be formed by being set in a mold, there is an advantage that the mounting IC chip 10 can be easily manufactured. The ability to form the mounting IC chip 10 without considering the orientation of the IC chip 20 facilitates handling of the extremely small IC chip 20 used for the IC tag and improves workability.
- the method of forming the mounting IC chip 10 by winding the conductive wire 12 around the IC chip 20 is the same as that shown in FIG. 2 and FIG. 20b is not limited to the diagonal arrangement.
- electrodes 20a and 20b are formed on one surface and the other surface of IC chip 20, respectively, and electrodes 20a and 20b are arranged diagonally, and between two sides facing one surface of IC chip 20
- the electrodes 20a and 20b may be at arbitrary arrangement positions, such as one in which the two electrodes 20a and 20b are arranged so as to face each other.
- the pads formed on the electrodes 20a and 20b of the IC chip 20 are formed so as to protrude slightly from the surface of the IC chip 20, thereby ensuring contact between the conductive wires 12a and 12b and the electrodes 20a and 20b.
- the electrical connection between the electrodes 20a and 20b and the conductive wires 12a and 12b can be ensured.
- a conductive material such as a conductive paste is applied to the contact portion between the electrodes 20a and 20b and the conductive wires 12a and 12b. 20b and the conductive wires 12a and 12b can be joined together, and the electrical connection between them can be further ensured.
- FIG. 5 shows a method of mounting the mounting IC chip 10 on the antenna substrate 40.
- FIG. 5A shows a conventional IC tag mounting structure in which an IC chip 20 is mounted on an antenna substrate 40 as an IC tag as a comparative example.
- 5B to 5D show the mounting structure of the IC tag according to the present invention in which the mounting IC chip 10 described above is mounted on the antenna substrate 40.
- FIG. 5A shows a conventional IC tag mounting structure in which an IC chip 20 is mounted on an antenna substrate 40 as an IC tag as a comparative example.
- 5B to 5D show the mounting structure of the IC tag according to the present invention in which the mounting IC chip 10 described above is mounted on the antenna substrate 40.
- the antenna substrate 40 is shaped.
- the electrodes 20a and 20b are opposed to the formed antenna patterns 44a and 44b, and the electrodes 20a and 20b are aligned and joined to the terminals. That is, the IC chip 20 is bonded by aligning the arrangement of the electrodes 20a and 20b and the terminals of the antenna patterns 44a and 44b by flip chip connection.
- FIGS. 5B and 5C show the state in which the mounting IC chip 10 is mounted with the surface (front side) of the IC chip 20 on which the electrodes 20a and 20b are formed facing the antenna substrate 40
- FIG. The state where the mounting IC chip 10 is mounted with the back side of the IC chip 20 facing the antenna substrate 40 is shown.
- the conductive wires 12a and 12b and the electrodes 20a and 20b of the IC chip 20 are joined to each other by a force.
- the IC chip 20 and the antenna patterns 44a and 44b are electrically connected via 12a and 12b.
- the direction of the mounting IC chip 10 (the force to make it horizontal or vertical) and the front and back of the mounting IC chip 10
- the antenna patterns 44a and 44b and the IC chip 20 can be electrically connected by mounting without distinction.
- the conductive wires 12a and 12b are wound around the IC chip 20, the conductive wires 12a and 12b are allowed to be slightly separated from each other as shown in FIGS. 5B to 5D. Even if both ends of 12a and 12b are slightly separated from each other, in practice, it is a force that can be mounted without considering the orientation of the mounting IC chip 10 in particular.
- the conductive wires 12a and 12b are wound around the outer surface of the IC chip 20, the mounting of the mounting IC chip 10 is not particularly considered in this way. This means that the conductive wires 12a and 12b are wound to a satisfactory degree.
- the mounting IC chip 10 of the present embodiment can be mounted by simply aligning the conductive wires 12a and 12b and the antenna patterns 44a and 44b when mounting on the antenna substrate 40. Since the 10 orientations can be freely selected, the IC tag can be assembled very easily and efficiently. This also makes it possible to easily automate the mounting work of the mounting IC chip 10.
- the force described with respect to the example in which the mounting IC chip 10 is mounted on the antenna substrate 40 is replaced with the antenna that only uses metal wires instead of the antenna substrate 40. It is also possible to attach an IC chip 10 for mounting to an IC tag. In this case, the antenna having a metal wire force corresponds to the antenna pattern.
- FIG. 6 is a cross-sectional view showing a second embodiment of the IC tag mounting structure according to the present invention.
- the IC chip 20 is set in alignment with the connection ends of the antenna patterns 44a and 44b formed on the antenna substrate 40, and the outer surfaces of the IC chip 20 and the antenna substrate 40 are aligned.
- Conductive wires 12a and 12b are wound so as to make a round around, and the IC chip 20 is mounted on the antenna substrate 40.
- FIG. 7 shows a wrapping device 35 that wraps the conductive wire 12 around the IC chip 20 and the antenna substrate 40 together, and the wrapping device 35 that wraps the conductive wire 12 around the IC chip 20 and the antenna substrate 40.
- the method is shown.
- the wrapping device 35 is formed in the same form as the stapler-shaped wrapping device 30 used when forming the mounting IC chip 10 described above, and is a pressing portion that houses the conductive wire 12 formed in a U-shape. 36 and a support base 37 that supports the antenna substrate 40 and the IC chip 20.
- the operation of winding the conductive wire 12 around the IC chip 20 and the antenna substrate 40 at once is to set the antenna substrate 40 and the IC chip 20 on the support base 37, and the IC chip 20 and the antenna substrate 40 are connected by the pressing portion 36.
- the conductive wire 12 is pushed out of the pressing portion 36 by the clamping pressure between the pressing portion 36 and the support base 37, and the conductive wire 12 is wrapped around the lower side of the antenna substrate 40, so that the IC chip
- the conductive wire 12 is wound around the outer surface of the antenna substrate 40 and the antenna 20.
- FIG. 8 shows a state in which the conductive wire 12 is collectively wound around the IC chip 20 and the antenna substrate 40 as viewed from the plane direction of the antenna substrate 40.
- FIG. 8A shows an enlarged view of the vicinity of the antenna substrate 40 where the IC chip 20 is mounted.
- the antenna substrate 40 is a dipole antenna substrate in which a pair of antenna patterns 44a and 44b are linearly formed.
- This antenna substrate 40 is formed by forming a base film 42 in substantially the same width as the antenna patterns 44a and 44b, and the antenna pattern 44a on the lower surface of the base film 42 (the surface opposite to the surface on which the IC chip 20 is mounted). 44b is formed.
- FIG. 8B shows a state where the IC chip 20 is aligned and set on the antenna substrate 40. I The C chip 20 is set on the antenna substrate 40 so that one surface on which the electrodes 20a and 20b are formed is on the side opposite to the surface facing the base film 42, that is, the side exposed to the outside.
- FIG. 8C shows a state in which the conductive wires 12 a and 12 b are wound around the IC chip 20 and the antenna substrate 40.
- the conductive wire 12a is wound so as to make a round in the width direction between the opposing sides of the IC chip 20 and the antenna substrate 40 so as to pass over the electrode 20a provided on the IC chip 20.
- the electrical continuity between the conductive wires 12a and 12b and the electrodes 20a and 20b of the IC chip 20 is the same as that of the mounting IC chip 10 in the above-described embodiment, with the conductive wires 12a and 12b being the electrodes 20a and 2 Ob. Taken by mechanical contact.
- the conductive wires 12a and 12b and the antenna patterns 44a and 44b of the antenna board 40 are electrically connected to each other.
- the conductive wires 12a and 12b that wrap around the antenna board 40 are connected to the antenna patterns 44a and 44b. This is done by pressing (contacting) the edge.
- connection ends of the antenna patterns 44a and 44b are positioned where the conductive wires 12a and 12b are wound when the conductive wires 12a and 12b are wound around the electrodes 20a and 20b of the IC chip 20 so as to overlap (intersect). It is formed on the base film 42 so that the (passing position) and the connection end intersect.
- the antenna patterns 44a and 44b formed on the antenna substrate 40 and the IC chip 20 are electrically connected to each other via the force conductive wires 12a and 12b. Become.
- the method of supporting the IC chip 20 on the antenna substrate 40 by mechanically winding the conductive wires 12a and 12b does not require a step of heating and bonding the IC chip 20 to the antenna substrate 40 using an adhesive.
- the base film 42 of the antenna substrate 40 is melted, there is an advantage that the IC tag can be easily assembled by solving the problem.
- the antenna pattern formed on the force antenna substrate 40 described in the example in which the IC chip 20 is mounted on the dipole antenna substrate 40 can be appropriately formed in a pattern.
- the IC chip 20 instead of mounting the IC chip 20 on the antenna substrate 40, the IC chip 20 may be mounted on an antenna that can be used only by a metal wire. Is possible. In this case, the antenna with a metal wire force corresponds to the antenna pattern.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Credit Cards Or The Like (AREA)
- Details Of Aerials (AREA)
Description
Claims
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN200580049894A CN100592484C (zh) | 2005-05-24 | 2005-05-24 | Ic标签的安装结构及安装用ic芯片 |
KR1020077027208A KR100934429B1 (ko) | 2005-05-24 | 2005-05-24 | Ic 태그의 실장 구조 및 실장용 ic 칩 |
EP05743314A EP1887620A4 (en) | 2005-05-24 | 2005-05-24 | ANBRING STRUCTURE FOR AN IC LABEL AND IC CHIP FOR ATTACHMENTS |
PCT/JP2005/009417 WO2006126252A1 (ja) | 2005-05-24 | 2005-05-24 | Icタグの実装構造および実装用icチップ |
JP2007517682A JP4610613B2 (ja) | 2005-05-24 | 2005-05-24 | Icタグの実装構造および実装用icチップ |
TW094117469A TWI285845B (en) | 2005-05-24 | 2005-05-27 | Mounting structure of IC tag and IC chip for mounting the same |
US11/936,332 US7868437B2 (en) | 2005-05-24 | 2007-11-07 | Mounting structure for IC tag and IC chip for mounting |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2005/009417 WO2006126252A1 (ja) | 2005-05-24 | 2005-05-24 | Icタグの実装構造および実装用icチップ |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/936,332 Continuation US7868437B2 (en) | 2005-05-24 | 2007-11-07 | Mounting structure for IC tag and IC chip for mounting |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2006126252A1 true WO2006126252A1 (ja) | 2006-11-30 |
Family
ID=37451687
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2005/009417 WO2006126252A1 (ja) | 2005-05-24 | 2005-05-24 | Icタグの実装構造および実装用icチップ |
Country Status (7)
Country | Link |
---|---|
US (1) | US7868437B2 (ja) |
EP (1) | EP1887620A4 (ja) |
JP (1) | JP4610613B2 (ja) |
KR (1) | KR100934429B1 (ja) |
CN (1) | CN100592484C (ja) |
TW (1) | TWI285845B (ja) |
WO (1) | WO2006126252A1 (ja) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5455753B2 (ja) * | 2009-04-06 | 2014-03-26 | 株式会社半導体エネルギー研究所 | Icカード |
SE541653C2 (en) * | 2017-11-03 | 2019-11-19 | Stora Enso Oyj | Method for manufacturing an RFID tag and an RFID tag comprising an IC and an antenna |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06252339A (ja) * | 1993-03-02 | 1994-09-09 | Matsushita Electric Ind Co Ltd | 集積回路装置 |
JP2000242753A (ja) * | 1999-02-19 | 2000-09-08 | Toshiba Chem Corp | 非接触データキャリア |
JP2002042089A (ja) * | 2000-07-31 | 2002-02-08 | Toppan Forms Co Ltd | 非接触型データ送受信体 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH10193849A (ja) * | 1996-12-27 | 1998-07-28 | Rohm Co Ltd | 回路チップ搭載カードおよび回路チップモジュール |
JPH1131784A (ja) * | 1997-07-10 | 1999-02-02 | Rohm Co Ltd | 非接触icカード |
JP2001256456A (ja) * | 2000-03-10 | 2001-09-21 | Shinko Electric Ind Co Ltd | Icタグ及びその製造方法 |
US6486853B2 (en) * | 2000-05-18 | 2002-11-26 | Matsushita Electric Industrial Co., Ltd. | Chip antenna, radio communications terminal and radio communications system using the same and method for production of the same |
JP4388707B2 (ja) * | 2001-02-15 | 2009-12-24 | ヤンマー株式会社 | エンジンのシリンダブロック構造 |
KR100414765B1 (ko) * | 2001-06-15 | 2004-01-13 | 한국과학기술연구원 | 세라믹 칩 안테나 |
JP2003006600A (ja) | 2001-06-22 | 2003-01-10 | Toppan Forms Co Ltd | 導電性ステープルを用いたrf−idメディアの形成方法 |
JP3907461B2 (ja) * | 2001-12-03 | 2007-04-18 | シャープ株式会社 | 半導体モジュールの製造方法 |
US6774470B2 (en) * | 2001-12-28 | 2004-08-10 | Dai Nippon Printing Co., Ltd. | Non-contact data carrier and method of fabricating the same |
JP2004362190A (ja) | 2003-06-04 | 2004-12-24 | Hitachi Ltd | 半導体装置 |
-
2005
- 2005-05-24 JP JP2007517682A patent/JP4610613B2/ja not_active Expired - Fee Related
- 2005-05-24 WO PCT/JP2005/009417 patent/WO2006126252A1/ja not_active Application Discontinuation
- 2005-05-24 CN CN200580049894A patent/CN100592484C/zh not_active Expired - Fee Related
- 2005-05-24 KR KR1020077027208A patent/KR100934429B1/ko not_active IP Right Cessation
- 2005-05-24 EP EP05743314A patent/EP1887620A4/en not_active Withdrawn
- 2005-05-27 TW TW094117469A patent/TWI285845B/zh not_active IP Right Cessation
-
2007
- 2007-11-07 US US11/936,332 patent/US7868437B2/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06252339A (ja) * | 1993-03-02 | 1994-09-09 | Matsushita Electric Ind Co Ltd | 集積回路装置 |
JP2000242753A (ja) * | 1999-02-19 | 2000-09-08 | Toshiba Chem Corp | 非接触データキャリア |
JP2002042089A (ja) * | 2000-07-31 | 2002-02-08 | Toppan Forms Co Ltd | 非接触型データ送受信体 |
Non-Patent Citations (1)
Title |
---|
See also references of EP1887620A4 * |
Also Published As
Publication number | Publication date |
---|---|
TWI285845B (en) | 2007-08-21 |
TW200641692A (en) | 2006-12-01 |
EP1887620A4 (en) | 2012-03-21 |
JP4610613B2 (ja) | 2011-01-12 |
US20080061417A1 (en) | 2008-03-13 |
CN100592484C (zh) | 2010-02-24 |
JPWO2006126252A1 (ja) | 2008-12-25 |
CN101180716A (zh) | 2008-05-14 |
US7868437B2 (en) | 2011-01-11 |
EP1887620A1 (en) | 2008-02-13 |
KR20080003921A (ko) | 2008-01-08 |
KR100934429B1 (ko) | 2009-12-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7061097B2 (en) | Semiconductor device and manufacturing method for the same | |
US10262787B2 (en) | Coil component | |
JP4940146B2 (ja) | 圧電積層体、および圧電積層体を接触接続する方法 | |
WO1999041699A1 (en) | Ic card and its frame | |
JP4053231B2 (ja) | 無線通信装置 | |
CN100418216C (zh) | 半导体封装及半导体模块 | |
US20070236891A1 (en) | Semiconductor device having heat radiation member and semiconductor chip and method for manufacturing the same | |
JP4610613B2 (ja) | Icタグの実装構造および実装用icチップ | |
US8378468B2 (en) | Semiconductor device and method of manufacturing the same | |
KR101698431B1 (ko) | 반도체 파워 모듈 패키지 및 그의 제조방법 | |
CN101552253B (zh) | 阵列封装基板 | |
EP1816592A1 (en) | Method for producing a RFID tag with at least an antenna comprising two extremities and a integrated circuit chip | |
CN216488531U (zh) | 形状记忆合金线固接端头以及固接产品 | |
CN113991328A (zh) | 形状记忆合金线固接端头、固接产品以及固接方法 | |
CN110808242B (zh) | 一种led灯串及其制造方法 | |
KR102340619B1 (ko) | 와이어 병렬매립형 하이브리드 무선 충전 안테나장치 | |
JP5048627B2 (ja) | リードフレーム及び半導体装置 | |
JP2024103827A (ja) | 端子付き電線及び端子付き電線の製造方法 | |
JP3423881B2 (ja) | チップインダクタおよびその製造方法 | |
JP3639125B2 (ja) | 半導体装置の製造方法 | |
JP2001273472A (ja) | 非接触icカード | |
JP2677967B2 (ja) | 半導体装置の製造方法 | |
TW393708B (en) | A manufacturing device of a semiconductor device and a practical method for assembling the semiconductor device and the circuit board | |
JP2840232B2 (ja) | 半導体装置及びその製造方法 | |
JP3508683B2 (ja) | 半導体装置及びその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2007517682 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 11936332 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2005743314 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020077027208 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 200580049894.2 Country of ref document: CN |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: DE |
|
NENP | Non-entry into the national phase |
Ref country code: RU |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: RU |
|
WWP | Wipo information: published in national office |
Ref document number: 2005743314 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 11936332 Country of ref document: US |