WO2006029374A2 - System and method for processing a wafer including stop-on-aluminum processing - Google Patents

System and method for processing a wafer including stop-on-aluminum processing Download PDF

Info

Publication number
WO2006029374A2
WO2006029374A2 PCT/US2005/032303 US2005032303W WO2006029374A2 WO 2006029374 A2 WO2006029374 A2 WO 2006029374A2 US 2005032303 W US2005032303 W US 2005032303W WO 2006029374 A2 WO2006029374 A2 WO 2006029374A2
Authority
WO
WIPO (PCT)
Prior art keywords
magnetic
magnetic member
layer
tunnel barrier
barrier layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2005/032303
Other languages
English (en)
French (fr)
Other versions
WO2006029374A3 (en
Inventor
Robert A. Ditizio
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CollabRx Inc
Original Assignee
CollabRx Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CollabRx Inc filed Critical CollabRx Inc
Priority to JP2007531406A priority Critical patent/JP5261629B2/ja
Publication of WO2006029374A2 publication Critical patent/WO2006029374A2/en
Publication of WO2006029374A3 publication Critical patent/WO2006029374A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N50/00Galvanomagnetic devices
    • H10N50/10Magnetoresistive devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N50/00Galvanomagnetic devices
    • H10N50/01Manufacture or treatment

Definitions

  • the present invention relates generally to semiconductor fabrication and particularly to fabricating magnetic tunnel junction devices.
  • Magnetic multilayer films are employed as a storage element in memories, such as magnetic random access memories (MRAM) and the like.
  • the memory element for the MRAM technology is a patterned structure (memory bit) of multilayer material.
  • the magnetic multilayer material is usually composed of a stack of different materials, such as permalloy (NiFe), cobalt-iron, copper, tantalum, etc. and may include some insulator like materials, such as Al 2 O 3 .
  • a typical stack may contain as many as ten different or more overlying layers of these materials.
  • To fabricate a storage element it is necessary to deposit the materials in overlying blanket films, layer by layer, to form a patterned layer of photoresist (resist), and to etch the films into appropriate structures.
  • photoresist photoresist
  • Ion beam milling or ion beam etching processes have been employed to remove magnetoresistive materials.
  • Ion beam milling is a physical milling process. Areas that are not protected by the mask are removed by bombardment with ions. The bombardment of ions sputters or peels away the unprotected material. Ion beam milling operates with relatively low selectivity, and the portions of the stack that are near to the edges of the mask or the boundaries of an MRAM cell body can be easily damaged.
  • Chemical etching techniques have also been employed to selectively remove portions of deposited sheets. Examples of chemical etching techniques include dry etching techniques and wet etching techniques. After completion of the reactive etch of the multilayer material, the remaining portions of the stack are typically exposed to a post-etch passivation plasma.
  • the vertical profiles of MRAM structure are susceptible to electrical shorting across the thin tunnel junction.
  • the MRAM structure 300 has straight vertical walls (vertical relative to the plane of the surface being etched). The vertical walls adjacent the thin alumina insulator layer separating the upper magnet and the lower magnetic is inadequate to prevent electrical shorting.
  • Embodiments of the present invention are directed to, among other things, fabrication of magnetic tunnel junction (MTJ) devices whereby the alumina tunnel barrier layer serves as the stop layer during plasma overetching of the upper magnetic layer.
  • MTJ magnetic tunnel junction
  • the resulting MTJ devices typically have non-vertical side walls, exhibit superior electrical isolation by the tunnel barrier layer of the upper and lower magnetic layers.
  • the gases employed during plasma overetching preferably excludes halogen containing species which result in highly selective etching of the upper magnetic layer vis-a-vis the alumina tunnel barrier layer.
  • the introduction of oxygen in the gas enhances the reproducibility of the process.
  • another embodiment is directed to corrosion plasma treatment with He and H 2 gas prior to or during the stripping of the photoresist mask.
  • rinsing with water and He and H 2 dehydration baking can be employed following the stripping step.
  • Fig. 1 illustrates the process sequence for fabricating a magnetic tunnel junction (MTJ) device for an MRAM
  • Fig. 2 illustrates an enlarged cross-sectional view of a free standing MRAM stack comprising multilayer films deposited on a supporting substrate prior to etching;
  • Fig. 3 illustrates the cross-section of an MRAM structure following the main etch step showing the non- vertical profile thereof
  • Fig. 4 illustrates the cross-section of an MRAM structure following the overetch step showing the non- vertical profile thereof
  • Figs. 5A to 5G illustrate a two-mask stop-on-alumina process
  • Fig. 6 is a graph comparing NiFe, CoFe, and alumina etch rates vs. the power level on a lower electrode power during plasma etching in an overetch process in argon gas;
  • Fig. 7 is a graph of optical emission etch pitch density traces vs. time from an NiFe overetch process using two different power levels on patterned MRAM structures;
  • Figs. 8A and 8B are TEM photographs of a MTJ device taken following the stop- on-alumina etching process
  • Fig. 9 is a SEM photograph of an MRAM stack wafer after a reactive plasma main etching step, overetch, and photoresist strip;
  • Fig. 1OA and 1OB are SEM photographs for two wafers that were etched under identical conditions except the wafer of Fig. 9 A was exposed to a wet rinse after etching;
  • Fig. 11 is a TEM photograph of an MTJ device.
  • Fig. 12 illustrates a prior art MRAM structure with vertical profiles. DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • the present invention is based, in part, on the development of full stack, single mask and dual mask etching techniques for fabricating magnetic tunnel junction (MTJ) devices that are employed in magnetic random access memory (MRAM) devices.
  • MTJ magnetic tunnel junction
  • MRAM magnetic random access memory
  • a critical aspect of the invention is that MTJ devices prepared by the inventive process afford superior electrical isolation of the top and bottom magnets as compared to prior MTJ devices.
  • An MTJ is comprised of multiple layers of ferromagnetic material separated by a thin insulating tunnel barrier layer, e.g., Al 2 O 3 .
  • the insulating layer is sufficiently thin that quantum-mechanical tunneling of the charge carriers occurs between the ferromagnetic electrodes.
  • the tunneling process is electron spin dependent, which means that the tunneling current across the junction depends on the spin-dependent electronic properties of the ferromagnetic materials and is a function of the relative orientation of the magnetic moments (magnetization directions) of the two ferromagnetic layers.
  • the two ferromagnetic layers are designed to have different responses to magnetic fields so that the relative orientation of their moments can be varied with an external magnetic field.
  • the MTJ is usable as a memory cell in a nonvolatile MRAM array.
  • MTJ and MRAM structures are known in the art and are described, for example, in U.S.
  • Fig. 1 illustrates the main steps in the stop-on-alumina process for fabricating one or more MTJ devices from the multilayer MRAM structure 120 shown in Fig. 2.
  • the individual layers of the multilayer MRAM structure 120 can be prepared by conventional techniques for fabricating integrated circuits and related electronics. Applicable processes for forming metallic layers include chemical vapor deposition (CVD) techniques, including low pressure chemical vapor deposition (LPCVD), and physical vapor deposition (PVD), such as sputtering. Sputtering and oxidation can be used to form alumina in the dielectric layer. Suitable techniques and devices are described, for example, in U.S.
  • CVD chemical vapor deposition
  • LPCVD low pressure chemical vapor deposition
  • PVD physical vapor deposition
  • Sputtering and oxidation can be used to form alumina in the dielectric layer. Suitable techniques and devices are described, for example, in U.S.
  • the multilayer MRAM structure 120 includes a substrate 102 onto which are deposited a number of layers of different materials. As is apparent, the relative thickness of the layers in Fig. 2 have been exaggerated for illustrative purposes.
  • substrate may include any semiconductor-based structure that has an exposed semiconductor surface. Structures include, for example, silicon, silicon-on insulator (SOI), silicon-on sapphire (SOS), aluminum titanium carbide (AlTiC) doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor foundation, and other semiconductor structures.
  • SOI silicon-on insulator
  • SOS silicon-on sapphire
  • AlTiC aluminum titanium carbide
  • the semiconductor need not be silicon-based.
  • the semiconductor could be silicon-germanium, germanium, or gallium arsenide.
  • Layer 104 comprises the bottom or fixed ferromagnetic (or magnetic) layer that is fabricated from suitable ferromagnetic materials such as, for example, CoFe, NiFe, CoFeB, NiFeCr, CoNiFe, and mixtures thereof.
  • the bottom ferromagnetic layer is "fixed" in that its magnetization orientation is in the plane of the layer but is fixed so as to not be able to rotate in the presence of an applied magnetic field in the desired range of interest for the MTJ device.
  • the fixed ferromagnetic layer is typically 25 A to 100 A thick.
  • the ferromagnetic layer is fixed by interfacial exchange coupling with an underlying antiferromagnetic layer.
  • Suitable antiferromagnetic materials include, for example, MnFe, NiMn, PtMn, IrMn, and mixtures thereof.
  • the underlying antiferromagnetic layer is typically 25 A to IOOA thick.
  • the multilayer MRAM structure will typically include a bottom contact layer that is situated between the substrate 100 and bottom magnetic layer 104.
  • Suitable bottom contact layer materials include, for example, Ta, Ti, and mixtures thereof.
  • a thin adhesion promotion layer such as a TiN layer that is between 25 A to IOOA thick is preferably employed between the substrate and the contact layer.
  • the tunnel barrier layer 106 comprises alumina and can be formed by reactive sputtering.
  • the alumina layer is typically 5 A to 2 ⁇ A thick.
  • the "free" ferromagnetic (or magnetic) layer 108 comprises material whose magnetization is able to be rotated in the plane of the layer relative to the fixed magnetization of the fixed ferromagnetic layer 104.
  • Suitable ferromagnetic materials such as, for example, CoFe, NiFe, CoFeB, NiFeCr, CoNiFe and mixtures thereof can be employed.
  • the free ferromagnetic layer is typically 20 A to 50 A thick, hi a preferred embodiment, layer 108 comprises a NiFe (permalloy) and CoFe bilayer, with the CoFe being deposited directly on the alumina, hi the case of a NiFe/CoFe bilayer, the NiFe typically ranges from 15A to 5 ⁇ A in thickness and the CoFe typically ranges from IOA to 40 A in thickness.
  • NiFe permalloy
  • CoFe bilayer the NiFe typically ranges from 15A to 5 ⁇ A in thickness
  • the CoFe typically ranges from IOA to 40 A in thickness.
  • the multilayer MRAM structure 120 typically includes a capping or top contact layer over the free ferromagnetic layer 108.
  • the top contact layer is typically 2O ⁇ A to 2OO ⁇ A thick.
  • the top contact layer comprises a Ta/Ti bilayer 110, 112.
  • the Ta layer 110 typically ranges from 5 ⁇ A to IOOA in thickness and the Ti layer 112 typically ranges from 3O ⁇ A to 15O ⁇ A in thickness.
  • the Ti layer will also serve as a hard mask in an overetch step.
  • the anti-reflection coating (ARC) 114 is commonly deposited in semiconductor fabrication prior to the deposition of the photoresist (PR) mask 116.
  • the ARC layer is typically 300 A to 800 A thick.
  • ARC coatings absorb radiation to form an optically opaque film to enhance the contrast of the imaging resist. ARC coatings effectively reduce reflection of the incident radiation back into the overlying PR mask layer 116. This prevents overexposure of the photoresist material.
  • Anti-reflection coatings are classified largely into two groups by their working principles.
  • One group uses as an anti-reflective film, a so-called photoabsorptive film, with a strong capability to absorb exposure light, and the second group uses light interference to prevent reflection.
  • Photoabsorptive organic films absorb light before being reflected by the substrate surface, so that the light reflected from the substrate (or underlying material) and returned to the resist is mitigated.
  • anti-reflective films of the second group examples include Si and TiN.
  • the anti- reflective film is typically deposited over a metal to such a thickness that the reflected light from the resist/anti-reflective film interface and the reflected light from the anti-reflective film/substrate interface are in opposite phase with each other in order to reduce the reflection.
  • positive photoresist is preferred over negative photoresist because the former generally has better resolution capabilities and pattern transfer characteristics.
  • positive photoresist the exposed portions are susceptible to removal by the developer while the unexposed portions are not.
  • a mask having openings therein is then positioned over the photoresist layer and a light source is located over the mask so that light shines through the openings onto selected areas of the photoresist layer.
  • the photoresist coated substrate is treated with a developer solution to dissolve and remove either the radiation-exposed or the unexposed areas of the photoresist (depending upon whether a positive or a negative photoresist is utilized) resulting in a patterned or developed photoresist, exposing the underlying layer Ti previously deposited.
  • the patterned photoresist mask layer 116 is then used as a mask to etch layers below the photoresist layer so that portions of the underlying layer not protected by the hardened resist layer may now be etched away.
  • the chemistry includes two or more of the following species: halogen gases, halogen containing gases, noble gases, and diatomic gases; the last two gases serving as inert carrier gases.
  • a critical feature of the process is stopping the main etch before reaching the CoFe/alumina interface.
  • the chemistry employed comprises a mixture of from about 10% to 50% Cl 2 by volume and from about 10% to 30% BCl 3 , with the reminder primarily being an inert carrier gas. (All percentages for gases are on a volumetric basis unless otherwise specified.) It has been demonstrated that this mixture provides a substantially residue-free etching of the magnetic films. Controlling the etch rate with minimal residue formation is critical for stopping close to CoFe/alumina interface.
  • plasma etching magnetic layers comprising transition metals such as NiFe with etchant gases containing Cl 2 and/or Ar that regulating the amount of oxygen in the plasma chamber can influence the etch selectivity with respect to the underlying alumina. That is, a higher NiFe/alumina selectivity can be achieved by controlling the flow of oxygen into the plasma chamber.
  • One embodiment of the plasma overetch process entails reducing the background oxygen to levels that do not affect the etching process while concurrently re-introducing oxygen in a measurable and controllable manner into the plasma chamber.
  • Sources of the background oxygen that may enter the plasma chamber include, for example: (1) atmospheric oxygen; (2) outgassing from materials in the chamber; (3) other processing modules in the process system; and (4) source window sputtering that occurs during plasma etching.
  • the selectivity between NiFe and alumina can be optimized by re-introducing a very small amount (e.g., ⁇ 0.08sccm) of oxygen into the chamber.
  • One technique to re-introduce the oxygen employs two separate carrier gas sources that are connected to the chamber.
  • the first source supplies an Ar/O 2 gas mixture comprising 99.9% Ax and 0.1% O 2 to the plasma chamber while a second source supplies a gas containing 100% Ar in parallel to the chamber.
  • the base pressure of the chamber be reduced to -O.OOlmT.
  • the source power should be low (100-200 W) to minimize window sputtering.
  • the patterned photoresist mask 116 is removed in step 12 by conventional means. It has been found that exposure of CoFe-containing stack structures to high temperature (> about 150-175 °C) after a halogen containing etch process results in gross residue formation. In addition, exposure of the MRAM structure 120 of Fig. 2 to a dry strip process has been found to result in what appears to be severe degradation of the pristine alumina surface particularly when oxygen is used. Similar results have been observed for nitrogen stripping. Therefore, is it preferred that wet photoresist stripping or HeZH 2 be employed and that neither high temperature nor dry stripping with O 2 be employed in the MRAM stack stop-on-alumina processes of embodiments of the present invention.
  • Fig. 3 illustrates the etch profile of the MRAM structure that is expected following removal of the pattern photoresist mask 116.
  • Fig. 3 only shows two cells 220, however, it is understood that the MRAM structure can comprise a plurality of cells that eventually form part of the MRAM device.
  • the side wall of each cell is essentially vertical beginning from the top edge to the upper magnetic layer, e.g., NiFe layer, at which conjuncture the profile slants and defines a non- vertical sloped surface 230.
  • the surface 230 protrudes outwardly and terminates at the surface 240 which would typically correspond to the bottom contact layer.
  • a corrosion treatment step 14 which is a passivation scheme to prevent corrosion of the structure 120 during subsequent processing.
  • a preferred corrosion treatment comprises of plasma treatment in an environment containing a mixture of He and H 2 .
  • the mixture comprises at least 96% He and 4% or less of H 2
  • the process preferably occurs at an elevated temperature between 100° to 285 0 C and preferably of about 150 0 C.
  • An optional water rinse step 16 whereby the device is rinsed with for preferably at least one to two minutes to remove contaminants follows.
  • de-ionized water at about room temperature (about 30° C) is used.
  • the device After being rinsed, the device is baked in step 18 at an elevated temperature of between 100° to 285° C, and preferably at about 150 0 C, for between one to two minutes to remove excess moisture and He and H 2 .
  • the structure 120 undergoes an overetch etching step 20 whereby the remaining portions of the exposed free ferromagnetic layer 108, e.g., NiFe and CoFe bilayer, are removed whereby the alumina of the tunnel barrier layer 106 serves as the stop layer.
  • Fig. 4 shows the etched profile of the MRAM structure 120 that is expected following the overetch step 20.
  • the stepwise profile defines an isolation region 236 which is the exposed horizontal surface of the alumina that separates the free ferromagnetic layer 234 and the lower fixed ferromagnetic layer 238. The profile remains essentially vertical until the isolation region 236.
  • the free ferromagnetic layer has a width W 1 , which is about the same as that of the insulating tunnel barrier (alumina) layer.
  • the fixed ferrogmagnetic layer has a width W 2 , such that W 2 > W 1 .
  • the width of the bottom magnetic layer (not shown) is longer than that of the tunnel barrier layer,
  • the free ferromagnetic layer has a width W 3
  • the fixed ferromagnetic layer has a width W 4
  • the insulating tunnel barrier (alumina) layer has a width W 5 , such that W 5 > W 4 >W 3 and preferably W 4 > W 3 .
  • the Ti contact layer 114 serves as a hard mask for the overetch process which preferably comprises a plasma etch reaction in an atmosphere containing a small amount of oxygen as described above, hi a preferred embodiment, a gas comprising a mixture of greater than about 99% argon and a small amount of oxygen is employed.
  • Figures 3 and 4 illustrate the single-mask, full stack stop-on-alumina process. Jn another embodiment of the invention, Figures 5 A through 5 G illustrate the sequence of steps of a two-mask, full stack stop-on-alumina process.
  • Fig. 5A shows the multi-layer MRAM structure 50 which includes a substrate 52 onto which is deposited a number of layers of different materials: (1) bottom or fixed ferromagnetic layer 54, (2) tunnel barrier layer 56, (3) free ferromagnetic layer 58, (4) cap or contact layer 60 and (5) photoresist layer 62.
  • a patterned photoresist (PR) mask 68 is formed by selective exposure to radiation and then treated with a developer solution.
  • the MRAM structure 50 may include an ARC; for illustrative purposes the ARC is considered part of the top contact layer 60 rather than a separate layer.
  • Layers 54, 56, and 58 are said to comprise the "full stack" of the structure although additional layers, such as layer 60, can be included depending on the process design flow of a particular device.
  • Fig. 5B shows the structure after the top contact layer 60 of Fig. 5a has been partially removed using the PR mask 68 thereby forming contact layer 66. Part of free ferromagnetic layer 64 is exposed.
  • Fig. 5C shows the structure after the main etch of the stop-on-alumina process whereby exposed portions of free ferromagnetic layer 64 have been removed to form free ferromagnetic layer 70. Portions of tunnel barrier layer 56 are exposed. Thereafter, the PR mask 68 is removed as shown in Fig. 5D.
  • a layer of hard mask is deposited over the structure as shown in Fig. 5E.
  • This hard mask preferably comprises materials such as, for example, Ta, Ti, TiN, TiAlN, and SiO 2 .
  • a patterned photoresist layer (not shown) is then formed over hard mask
  • Fig. 5F shows the structure after portions of the hard mask has been etched and the patterned PR mask has been removed. It is apparent that the remaining hard mask 74 covers the top contact layer 66 and upper magnetic layer 70. The hard mask 74 is then used to etch the exposed tunnel barrier layer 56 and the lower ferromagnetic layer 54 to leave the structure as shown in Fig. 5G in which the outer perimeters of the tunnel barrier layer 86 and that of the lower ferromagnetic layer 76 are substantially flush with the outer perimeter of hard mask 72.
  • the overetching process exhibits high selectivity. It is expected that the free ferromagnetic layer will be etched at a rate of at least 7 faster than the rate at which the dielectric material, e.g., Al 2 O 3 , is etched. As illustrated in Figs. 3 and 4, the overetch step is used to achieve the electrical isolation between the top and bottom magnets 234, 238 in the MRAM device. This aspect is accomplished by selectively etching the NiFe/CoFe bilayer of the free ferromagnetic layer 108 using the alumina as the stop layer. Precise control of the NiFe/CoFe etch rate is possible because there are significant differences in sputter thresholds between the NiFe and CoFe and that of alumina. Experiments that confirmed these phenomena were conducted using a 6550 Spectra® etch reactor from Tegal Corp. (Petaluma, CA).
  • NiFe and CoFe sputter rates were measured with monolayer test wafers and alumina etch rates were measured with alumina/NiFe test structures.
  • the test structure consisted of a substrate that had a NiFe layer deposited thereon and a very thin layer of alumina ( ⁇ 15A) over the NiFe.
  • the measured alumina etch rates were representative of the thin film properties that would be found in a tunnel-type magnetoresistive (TMR) stack.
  • TMR tunnel-type magnetoresistive
  • a method for detecting the endpoint of NiFe/CoFe etching was also developed for monitoring the etching process of a TMR stack.
  • Stack wafers comprising NiFe and CoFe layered formed on an underlying layer of alumina were prepared. After the layers above the NiFe had been removed with a reactive chemistry, the stack wafers were subject to overetch using an Ar-only chemistry at two different power levels.
  • Optical emission endpoint detection (EPD) traces from two typical stack wafers are shown in Fig. 7. As is apparent, the elemental constituents of NiFe and CoFe are fairly good emitters in an argon plasma.
  • the EPD traces indicate that some structure is visible from the individual layers in the stack over the duration of the argon etch process.
  • the first peak 120 in the endpoint trace of Fig. 7 shows the clearing of the magnetic layer above the alumina.
  • the long flat region in the top graph corresponds to the slow removal of the alumina. This region is considerably shorter in the higher power trace shown at the bottom of Fig. 7.
  • the second set of peaks 130 after the long flat region at the top of Fig. 7 corresponds to the etching removal of the magnetic layers below the alumina. This second set of peaks 140 is also observed in the higher power case at the bottom of Fig. 7.
  • the progress of the etching reaction can be monitored by an optical detector such as a fairly broadband photocell detector or photomultiplier tube with an optical filter.
  • the detector could also be a mass spectrometer or the like.
  • the photocell when coupled with an amplifier, provides a voltage output which is proportional to the intensity of the optical emission of the plasma. Detectors are described, for example, in U.S. Patent 4,357,195 to Gorin which is incorporated herein by reference.
  • Figs. 8A and 8B are two transmission electron microscopy (TEM) photographs that were taken from a MRAM stack wafer that was etched to the point indicated by the dot 150 in the endpoint trace, i.e., flat area between the two peaks 120, 130, shown at the top of Fig. 7.
  • the fixed ferromagnetic layer 104, alumina layer 106, free ferromagnetic layer 108, Ta layer 110, Ti layer 112, and ARC layer 114 that are deposited on SiO 2 substrate 102 are evident in each TEM.
  • Fig. 8 A shows an open area between arrays and Fig. 8B shows a dense area between features.
  • Fig. 9 is a scanning electron microscope (SEM) photograph obtained from an MRAM wafer, which had both NiFe and CoFe deposited above the alumina, that was exposed to the combined main etch and overetch. This image shows that the complete top electrode etch to be relatively veil-free. Veils are residues that form on the walls of features during processing and can consist of organic or inorganic components. The process is effective across an entire 6 inch wafer and shows no signs of alumina punch- through anywhere on the wafer.
  • Figs. 1OA and 1OB are SEMs photographs of two MRAM wafers both of which were etched under identical conditions with halogen based chemistry except that the wafer of Fig. 1OB was exposed to a water rinse after etching.
  • the exposed magnetic material in the field area for the wafer became severely corroded as a result of air exposure for several hours whereas the rinsed wafer of Fig. 1OB did not corrode noticeably.
  • the rinse was effective in eliminating the halogens and passivating the surface.
  • Fig. 11 is a TEM of a MTJ device that was fabricated with the inventive technique. As is apparent, the alumina layer provides excellent electrical isolation of the top and bottom magnets.

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Hall/Mr Elements (AREA)
  • Mram Or Spin Memory Techniques (AREA)
  • ing And Chemical Polishing (AREA)
  • Drying Of Semiconductors (AREA)
PCT/US2005/032303 2004-09-09 2005-09-09 System and method for processing a wafer including stop-on-aluminum processing Ceased WO2006029374A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007531406A JP5261629B2 (ja) 2004-09-09 2005-09-09 ストップ−オン−アルミニウム処理を含むウェーハ処理のためのシステム及び方法

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/937,660 2004-09-09
US10/937,660 US7169623B2 (en) 2004-09-09 2004-09-09 System and method for processing a wafer including stop-on-aluminum processing

Publications (2)

Publication Number Publication Date
WO2006029374A2 true WO2006029374A2 (en) 2006-03-16
WO2006029374A3 WO2006029374A3 (en) 2006-11-09

Family

ID=35996768

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2005/032303 Ceased WO2006029374A2 (en) 2004-09-09 2005-09-09 System and method for processing a wafer including stop-on-aluminum processing

Country Status (3)

Country Link
US (2) US7169623B2 (enExample)
JP (1) JP5261629B2 (enExample)
WO (1) WO2006029374A2 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009194393A (ja) * 2009-04-27 2009-08-27 Toshiba Corp 磁気抵抗素子の製造方法

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7374952B2 (en) * 2004-06-17 2008-05-20 Infineon Technologies Ag Methods of patterning a magnetic stack of a magnetic memory cell and structures thereof
US7368299B2 (en) * 2004-07-14 2008-05-06 Infineon Technologies Ag MTJ patterning using free layer wet etching and lift off techniques
US8193096B2 (en) 2004-12-13 2012-06-05 Novellus Systems, Inc. High dose implantation strip (HDIS) in H2 base chemistry
US8582252B2 (en) 2005-11-02 2013-11-12 Seagate Technology Llc Magnetic layer with grain refining agent
US7445943B2 (en) * 2006-10-19 2008-11-04 Everspin Technologies, Inc. Magnetic tunnel junction memory and method with etch-stop layer
US7618894B2 (en) * 2007-07-26 2009-11-17 Unity Semiconductor Corporation Multi-step selective etching for cross-point memory
RU2367057C2 (ru) * 2007-10-31 2009-09-10 Государственное образовательное учреждение высшего профессионального образования "Московский Инженерно-Физический Институт (государственный университет)" Способ формирования структур магнитных туннельных переходов для магниторезистивной магнитной памяти произвольного доступа и структура магнитного туннельного перехода для магниторезистивной магнитной памяти произвольного доступа (варианты)
RU2394304C2 (ru) * 2007-12-26 2010-07-10 Федеральное государственное бюджетное образовательное учреждение высшего профессионального образования "Национальный исследовательский ядерный университет МИФИ" (НИЯУ МИФИ) Способ формирования структуры магнитного туннельного перехода на основе наноразмерных структур металл-изолятор-металл и структура магнитного туннельного перехода на основе наноразмерных структур металл-изолятор-металл (варианты)
US7880209B2 (en) * 2008-10-09 2011-02-01 Seagate Technology Llc MRAM cells including coupled free ferromagnetic layers for stabilization
KR101527533B1 (ko) * 2009-01-09 2015-06-10 삼성전자주식회사 자기 메모리 소자의 형성방법
JP2011060918A (ja) * 2009-09-08 2011-03-24 Nippon Hoso Kyokai <Nhk> スピン注入磁化反転素子、磁気ランダムアクセスメモリ、光変調器、表示装置、ホログラフィ装置、ホログラム記録装置および光変調器の製造方法
US20110143548A1 (en) 2009-12-11 2011-06-16 David Cheung Ultra low silicon loss high dose implant strip
JP2012099589A (ja) * 2010-11-01 2012-05-24 Hitachi High-Technologies Corp プラズマ処理方法
US8962493B2 (en) * 2010-12-13 2015-02-24 Crocus Technology Inc. Magnetic random access memory cells having improved size and shape characteristics
US9613825B2 (en) * 2011-08-26 2017-04-04 Novellus Systems, Inc. Photoresist strip processes for improved device integrity
US8748197B2 (en) * 2012-03-14 2014-06-10 Headway Technologies, Inc. Reverse partial etching scheme for magnetic device applications
US20140003118A1 (en) * 2012-07-02 2014-01-02 International Business Machines Corporation Magnetic tunnel junction self-alignment in magnetic domain wall shift register memory devices
US9466788B2 (en) * 2014-02-18 2016-10-11 Everspin Technologies, Inc. Top electrode etch in a magnetoresistive device and devices manufactured using same
US9343661B2 (en) 2014-02-18 2016-05-17 Everspin Technologies, Inc. Non-reactive photoresist removal and spacer layer optimization in a magnetoresistive device
US9514954B2 (en) 2014-06-10 2016-12-06 Lam Research Corporation Peroxide-vapor treatment for enhancing photoresist-strip performance and modifying organic films
JP6574486B2 (ja) * 2015-02-15 2019-09-11 エーシーエム リサーチ (シャンハイ) インコーポレーテッド 金属層形成方法
US9525125B1 (en) * 2015-08-20 2016-12-20 International Business Machines Corporation Linear magnetoresistive random access memory device with a self-aligned contact above MRAM nanowire
US11043251B2 (en) 2018-11-30 2021-06-22 Taiwan Semiconductor Manufacturing Company, Ltd. Magnetic tunnel junction device and method of forming same
CN112563412B (zh) * 2019-09-25 2023-06-23 浙江驰拓科技有限公司 磁性隧道结刻蚀方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ID28920A (id) * 1999-07-22 2001-07-12 Koninkl Philips Electronics Nv Metode pembuatan peranti sambungan saluran magnetik
JP4809991B2 (ja) * 2001-04-17 2011-11-09 キヤノン株式会社 トンネル磁気抵抗素子の加工方法
US6682943B2 (en) 2001-04-27 2004-01-27 Micron Technology, Inc. Method for forming minimally spaced MRAM structures
JP2003078185A (ja) * 2001-09-03 2003-03-14 Nec Corp 強磁性トンネル接合構造及びその製造方法並びに該強磁性トンネル接合を用いた磁気メモリ
JP3854839B2 (ja) * 2001-10-02 2006-12-06 キヤノン株式会社 磁気抵抗素子を用いた不揮発固体メモリ
US6815248B2 (en) 2002-04-18 2004-11-09 Infineon Technologies Ag Material combinations for tunnel junction cap layer, tunnel junction hard mask and tunnel junction stack seed layer in MRAM processing
JP2003324187A (ja) * 2002-05-01 2003-11-14 Sony Corp 磁気メモリ装置の製造方法および磁気メモリ装置
JP2004128229A (ja) * 2002-10-02 2004-04-22 Nec Corp 磁性メモリ及びその製造方法
JP2004214459A (ja) * 2003-01-06 2004-07-29 Sony Corp 不揮発性磁気メモリ装置及びその製造方法
US6984529B2 (en) * 2003-09-10 2006-01-10 Infineon Technologies Ag Fabrication process for a magnetic tunnel junction device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009194393A (ja) * 2009-04-27 2009-08-27 Toshiba Corp 磁気抵抗素子の製造方法

Also Published As

Publication number Publication date
US20060186496A1 (en) 2006-08-24
US20060051881A1 (en) 2006-03-09
JP2008512875A (ja) 2008-04-24
JP5261629B2 (ja) 2013-08-14
US7169623B2 (en) 2007-01-30
WO2006029374A3 (en) 2006-11-09

Similar Documents

Publication Publication Date Title
US7169623B2 (en) System and method for processing a wafer including stop-on-aluminum processing
US7955870B2 (en) Dry etch stop process for eliminating electrical shorting in MRAM device structures
US7645618B2 (en) Dry etch stop process for eliminating electrical shorting in MRAM device structures
US8334213B2 (en) Bottom electrode etching process in MRAM cell
US10069064B1 (en) Memory structure having a magnetic tunnel junction (MTJ) self-aligned to a T-shaped bottom electrode, and method of manufacturing the same
US20240049607A1 (en) Method of fabricating a magnetoresistive bit from a magnetoresistive stack
US11088320B2 (en) Fabrication of large height top metal electrode for sub-60nm magnetoresistive random access memory (MRAM) devices
US8975089B1 (en) Method for forming MTJ memory element
US20200373481A1 (en) Method of manufacturing integrated circuit using encapsulation during an etch process
US11818959B2 (en) Methods for forming structures for MRAM applications
US7358553B2 (en) System and method for reducing shorting in memory cells
US11367832B2 (en) Method of making magnetoresistive random access memory device
US20200052196A1 (en) Avoiding Oxygen Plasma Damage During Hard Mask Etching in Magnetic Tunnel Junction (MTJ) Fabrication Process
US6518071B1 (en) Magnetoresistive random access memory device and method of fabrication thereof
JP5085637B2 (ja) Mramデバイス構造内の電気的短絡を排除するドライエッチング停止処理
US20120040531A1 (en) Method to fabricate thin metal via interconnects on copper wires in mram devices
US7368299B2 (en) MTJ patterning using free layer wet etching and lift off techniques
CN101449361A (zh) 消除磁性随机存取存储器器件结构中的电短路的干法蚀刻停止工艺
CN113169032A (zh) Mtj器件中的锥形通孔结构

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2007531406

Country of ref document: JP

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase