WO2006006369A1 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- WO2006006369A1 WO2006006369A1 PCT/JP2005/011556 JP2005011556W WO2006006369A1 WO 2006006369 A1 WO2006006369 A1 WO 2006006369A1 JP 2005011556 W JP2005011556 W JP 2005011556W WO 2006006369 A1 WO2006006369 A1 WO 2006006369A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- insulating film
- semiconductor device
- transistor element
- channel portion
- dielectric constant
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 97
- 239000000758 substrate Substances 0.000 claims abstract description 22
- 230000005669 field effect Effects 0.000 claims abstract description 7
- 239000010408 film Substances 0.000 claims description 134
- 239000000463 material Substances 0.000 claims description 30
- 239000010409 thin film Substances 0.000 claims description 13
- 229910044991 metal oxide Inorganic materials 0.000 claims description 5
- 150000004706 metal oxides Chemical class 0.000 claims description 5
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 claims description 4
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 claims description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical group [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 3
- 229910052710 silicon Inorganic materials 0.000 claims description 3
- 239000010703 silicon Substances 0.000 claims description 3
- 230000003071 parasitic effect Effects 0.000 abstract description 11
- 230000002829 reductive effect Effects 0.000 abstract description 11
- 239000010410 layer Substances 0.000 description 35
- 238000005516 engineering process Methods 0.000 description 26
- 238000000034 method Methods 0.000 description 11
- 230000015572 biosynthetic process Effects 0.000 description 7
- 238000004519 manufacturing process Methods 0.000 description 6
- 230000002411 adverse Effects 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 239000002356 single layer Substances 0.000 description 3
- 238000001771 vacuum deposition Methods 0.000 description 3
- RTZKZFJDLAIYFH-UHFFFAOYSA-N Diethyl ether Chemical compound CCOCC RTZKZFJDLAIYFH-UHFFFAOYSA-N 0.000 description 2
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 2
- YTPLMLYBLZKORZ-UHFFFAOYSA-N Thiophene Chemical compound C=1C=CSC=1 YTPLMLYBLZKORZ-UHFFFAOYSA-N 0.000 description 2
- HCHKCACWOHOZIP-UHFFFAOYSA-N Zinc Chemical compound [Zn] HCHKCACWOHOZIP-UHFFFAOYSA-N 0.000 description 2
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 2
- 229910003437 indium oxide Inorganic materials 0.000 description 2
- PJXISJQVUVHSOJ-UHFFFAOYSA-N indium(iii) oxide Chemical compound [O-2].[O-2].[O-2].[In+3].[In+3] PJXISJQVUVHSOJ-UHFFFAOYSA-N 0.000 description 2
- 239000011810 insulating material Substances 0.000 description 2
- 229920003023 plastic Polymers 0.000 description 2
- 239000004033 plastic Substances 0.000 description 2
- 229920000412 polyarylene Polymers 0.000 description 2
- 229920000642 polymer Polymers 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 229910052725 zinc Inorganic materials 0.000 description 2
- 239000011701 zinc Substances 0.000 description 2
- 125000001731 2-cyanoethyl group Chemical group [H]C([H])(*)C([H])([H])C#N 0.000 description 1
- JEDHEMYZURJGRQ-UHFFFAOYSA-N 3-hexylthiophene Chemical class CCCCCCC=1C=CSC=1 JEDHEMYZURJGRQ-UHFFFAOYSA-N 0.000 description 1
- 229920003026 Acene Polymers 0.000 description 1
- 229910018072 Al 2 O 3 Inorganic materials 0.000 description 1
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229920000292 Polyquinoline Polymers 0.000 description 1
- 229920001218 Pullulan Polymers 0.000 description 1
- 239000004373 Pullulan Substances 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- MWPLVEDNUUSJAV-UHFFFAOYSA-N anthracene Chemical compound C1=CC=CC2=CC3=CC=CC=C3C=C21 MWPLVEDNUUSJAV-UHFFFAOYSA-N 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011651 chromium Substances 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 238000010894 electron beam technology Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 229910010272 inorganic material Inorganic materials 0.000 description 1
- 239000011147 inorganic material Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 229910052742 iron Inorganic materials 0.000 description 1
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 239000012044 organic layer Substances 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- SLIUAWYAILUBJU-UHFFFAOYSA-N pentacene Chemical compound C1=CC=CC2=CC3=CC4=CC5=CC=CC=C5C=C4C=C3C=C21 SLIUAWYAILUBJU-UHFFFAOYSA-N 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000011148 porous material Substances 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 235000019423 pullulan Nutrition 0.000 description 1
- 238000004335 scaling law Methods 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 150000003384 small molecules Chemical class 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 229930192474 thiophene Natural products 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
- 239000011787 zinc oxide Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
- H10K10/462—Insulated gate field-effect transistors [IGFETs]
- H10K10/468—Insulated gate field-effect transistors [IGFETs] characterised by the gate dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/13—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body combined with thin-film or thick-film passive components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4908—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
Definitions
- the present technology relates to a semiconductor device in which an insulated gate field effect transistor such as a thin film transistor (TFT) or the like, that is, a MIS (Metal-Insulator-Semiconductor) FET (Field Effect Transistor) is formed on a substrate.
- TFT thin film transistor
- MIS Metal-Insulator-Semiconductor
- FET Field Effect Transistor
- the present invention relates to a semiconductor device including a thin film transistor (organic TFT) using an organic semiconductor.
- organic TFT organic semiconductor thin film transistor
- organic TFTs are cheaper than general inorganic TFTs, such as CVD apparatuses and sputtering apparatuses used for manufacturing amorphous silicon TFTs. Maintenance is easier because the deposition temperature is lower than the latter. Therefore, organic TFTs can be expected to be provided at a lower cost than inorganic TFTs, and can be expected to be applied to flexible substrates such as plastics.
- circuit elements using organic semiconductors such as organic TFTs are being considered for use in various semiconductor devices such as displays such as organic EL displays, electronic tags, and smart cards.
- organic semiconductors such as organic TFTs
- displays such as organic EL displays, electronic tags, and smart cards.
- a TFT is formed by forming a gate electrode 20 on an insulating substrate 10 such as glass and covering the top with an insulating film 30 (gate insulating film).
- a source electrode and a drain electrode are formed by a second wiring line 40 patterned on the upper portion, and a semiconductor layer 50 is provided in a gap (channel portion) between the two electrodes.
- the force that other circuit wiring exists is present in the overlapping portion of these circuit wirings. Insulation is achieved by interposing an insulating film 30 therebetween.
- a first wiring line 42 different from the second wiring line 40 for forming the source electrode and the drain electrode is formed on the substrate. This wiring line 42 is surrounded by an insulating film 32, and the first wiring line 40 is disposed above the wiring line 42.
- Non-Patent Document 1 reports that the gate threshold voltage can be reduced by using a high dielectric constant material for the gate insulating film.
- the insulating film 30 covering the gate electrode 20 and the insulating film 32 covering the first wiring line 42 are made of an insulating material having a high dielectric constant.
- high transconductance can be obtained and the absolute value of the gate threshold voltage can be reduced.
- the parasitic capacitance generated at the overlapping part of the upper and lower electrodes or the upper and lower wirings becomes large.
- FIG. 2 shows a configuration example of a semiconductor device according to another conventional technique.
- the gate electrode 20 and the first wiring line 42 are formed on the insulating substrate 10, the insulating film 130 is formed so as to cover the entire upper portion, and the patterning is performed on the upper portion.
- a source electrode and a drain electrode are formed by two wiring lines 40, and a semiconductor layer 50 is provided in a gap (channel portion) between the two electrodes.
- the insulating film 130 is composed of a single layer consisting of an insulating material having a low dielectric constant, the parasitic capacitance between the electrodes is small, but the absolute value of the gate threshold voltage is small.
- Special Reference 1 Y. Lino et al. "Organic Thin— Film Transistor on a Plastic substrate with Anodically Oxidized High-Dielectric-Constant Insulators Japanese Journal of Applied Physics, Vol. 42, 299-304 (Jan . 2003)
- Another object of the present technology is to provide an improved semiconductor device that solves the above-described problems in the related art in a semiconductor device having a MISFET element or a TFT element on a substrate. To do.
- Another object of the present technology is to provide a semiconductor device in which high transconductance can be obtained and the absolute value of the gate threshold voltage can be reduced while there is little adverse effect on circuit operation due to parasitic capacitance.
- a technique for solving the above problem is a semiconductor device having a circuit including an insulated gate field effect transistor element on a substrate, wherein the unit area of the gate insulating film in the channel portion of the transistor element
- the semiconductor device is characterized in that the capacitance per unit area of the insulating film in the overlap portion between the other electrode and the electrode or between the wiring and the wiring is smaller than the per-capacitance.
- a technique for solving the above problem is also a semiconductor device having a circuit including a thin film transistor element on an insulating substrate, wherein the electrostatic capacity per unit area of the gate insulating film in the channel portion of the thin film transistor element.
- the semiconductor device is characterized in that the capacitance per unit area of the insulating film in the portion where the lower electrode and the upper electrode overlap with each other is smaller than the capacitance.
- the semiconductor device described above is characterized in that the semiconductor of the thin film transistor element is an organic semiconductor.
- the semiconductor power of the thin film transistor element is a silicon semiconductor.
- the semiconductor device is shown.
- the semiconductor device described above is characterized by having a laminated structure made of two or more materials having insulating film strengths other than the channel portion of the transistor element having different dielectric constants.
- the material constituting the gate insulating film of the channel portion of the transistor element is a material having the highest dielectric constant of the insulating films other than the channel portion. Indicated.
- the semiconductor device is characterized in that the film thickness force of the gate insulating film in the channel portion of the transistor element is smaller than the film thickness of the insulating film other than the channel portion.
- the above semiconductor device is characterized in that the dielectric constant of the material constituting the gate insulating film of the channel portion of the transistor element is larger than the dielectric constant of the material constituting the insulating film other than the channel portion. Indicated.
- the semiconductor device described above is characterized in that the gate insulating film in the channel portion of the transistor element has a metal oxide strength.
- the semiconductor device described above is characterized in that the gate insulating film in the channel portion of the transistor element has a tantalum pentoxide force.
- FIG. 1 is a schematic cross-sectional view showing an example of the structure of a conventional semiconductor device.
- FIG. 2 is a schematic cross-sectional view showing another example of the structure of a conventional semiconductor device.
- FIG. 3 is a schematic cross-sectional view showing an example of the structure of a semiconductor device according to the present technology.
- FIG. 4 is a schematic cross-sectional view showing another example of the structure of the semiconductor device according to the present technology.
- FIG. 5 is a schematic cross-sectional view showing another example of the structure of the semiconductor device according to the present technology.
- FIG. 6 is a schematic cross-sectional view showing another example of the structure of the semiconductor device according to the present technology.
- FIG. 7 is a schematic cross-sectional view showing another example of the structure of the semiconductor device according to the present technology.
- FIG. 8 is a schematic cross-sectional view showing another example of the structure of the semiconductor device according to the present technology.
- FIG. 9 is a schematic cross-sectional view showing another example of the structure of the semiconductor device according to the present technology.
- FIG. 10 is a schematic cross-sectional view showing another example of the structure of the semiconductor device according to the present technology. Explanation of symbols [0023] 10 substrate
- the present technology provides a static per unit area of a gate insulating film in a channel portion of the transistor element in a semiconductor device having a circuit including a MISFET element and a TFT element on a substrate. Compared to the capacitance, the capacitance per unit area of the insulating film in the overlap portion between the other electrodes or between the wires or between the wires is small.
- the “channel portion” of the transistor element means a source / drain electrode at the upper part (or lower part) of the position where the gate electrode exists in the cross section in the thickness direction of the field-effect transistor.
- the conductive path section that electrically connects the gate electrodes that is, the section that excludes the overlap between the gate electrode and the source and drain electrodes, and indicates the minimum necessary part to operate as a transistor.
- the capacitance per unit area of the insulating film located in the channel portion of the transistor element is calculated based on the capacitance per unit area of the insulating film located in the overlapping portion between the other electrodes. It is different from the capacitance, and only the channel part has a large capacitance.
- the channel portion since the electrostatic capacity per unit area of the gate insulating film is large, a high mutual conductance can be obtained in proportion thereto, and the absolute value of the gate threshold voltage can be reduced.
- the other electrodes Since the electrostatic capacity per unit area is small in the wrap portion, the parasitic capacitance in these portions does not become large, and the adverse effect on the operation of the transistor circuit can be kept low.
- the method of making the capacitance different between the insulating film in the channel portion and the insulating film in the overlapping portion between the other electrodes is not particularly limited. As described in detail in the above, two or more materials having different dielectric constants are used as the insulating film, or the thickness of the insulating film at each position is different from each other, or a combination of these methods is used. Can be done.
- FIG. 3 is a cross-sectional view schematically showing a configuration of an embodiment of a semiconductor device according to the present technology.
- the gate electrode 20 and the first wiring line 42 are formed on the insulating substrate 10, and the gate electrode 20 and the first wiring line 42 are formed.
- a high dielectric constant insulating film 30 is laminated so as to cover them.
- the low dielectric constant insulating film 130 is laminated almost entirely on the circuit portion of the substrate including the gate electrode 20 covered with the high dielectric constant insulating film 30 and the upper portion of the first wiring line 42.
- Only the channel portion C on the gate electrode 20 is not laminated with the low dielectric constant insulating film 130 but is formed as a single layer of the high dielectric constant insulating film 30 below the insulating film.
- a second wiring line 40 including TFT source and drain electrodes is laminated so as to cover the low dielectric constant insulating layer 130. Furthermore, the low dielectric constant insulating layer 130 and the second wiring line 40 are laminated, and the channel portion C on the gate electrode 20 is formed on the high dielectric constant insulating film 30.
- a semiconductor layer 50 is laminated to form a TFT element.
- Such a laminated structure can be formed, for example, by appropriately using conventionally known masking technique, photolithography and etching technique when or after each layer is laminated.
- the gate insulating film of the channel portion C of the TFT is formed of one layer of the high dielectric constant insulating film 30, high transconductance is obtained and the gate The absolute value of the threshold voltage can be reduced.
- the mutual conductance is an example of the capacitance per unit area of the gate insulating film.
- the capacitance is inversely proportional to the film thickness, and is an example of the dielectric constant of the insulating film material. Therefore, the mutual conductance is proportional to the dielectric constant of the gate insulating film.
- Non-Patent Document 1 shows that the absolute value of the gate threshold voltage can be reduced by using a high dielectric constant material for the gate insulating film.
- High dielectric constant insulating film 30 32 and the low dielectric constant insulating film 130 have a two-layer structure, so that the parasitic capacitance between the upper and lower electrodes or wirings is smaller than when the high dielectric constant insulating film is insulated by one layer. It is. In addition, since the insulating film has two layers, the insulating characteristics between the electrodes and the wiring are also improved.
- FIGS. 4 to 7 are cross-sectional views schematically showing the configuration of another embodiment of the semiconductor device according to the present technology.
- the insulating layer has a high dielectric constant.
- the insulating films 30 and 32 and the low dielectric constant insulating film 130 are formed in two layers. Therefore, as in the embodiment shown in FIG. 3 described above, high mutual conductance can be obtained and the absolute value of the gate threshold voltage can be reduced, while the parasitic capacitance in the overlap portion is reduced. Can be kept small.
- the end structure of the source and drain electrodes of the TFT element portion formed by the second wiring line 40 is shown in FIG. Unlike the above, only the upper part of the low dielectric constant insulating film 130 where the second wiring line 40 in contact with the semiconductor layer 50 does not reach the side surface of the low dielectric constant insulating film 130 in the channel part C. In contact with the semiconductor layer 50 . For this reason, for example, the formation of the low dielectric constant insulating film 130 and the formation of the second wiring line 40 can be carried out continuously using the same mask, or by etching these two layers simultaneously. Can be implemented.
- the formation range of the low dielectric constant insulating film 130 is substantially different from that of the embodiment shown in FIG.
- the second wiring (source / drain electrode) 40 and the first wiring 42 and the second wiring Ov The overlap portion Ov with the wiring 40 is only in Ov.
- the formation range of the high dielectric constant insulating film 30 is different from that of the embodiment shown in FIG. It is the whole thing.
- the formation range of the high dielectric constant insulating film 30 is different from that of the embodiment shown in FIG. Unlike the embodiment shown in FIG. 3, the formation range of the low dielectric constant insulating film 130 is substantially the same as that of the embodiment shown in FIG. 3, and the gate electrode 10 and the second wiring (source and drain electrodes) 40 And only the overlap portion Ov between the first wiring 42 and the second wiring 40.
- tantalum pentoxide Ti 2 O 3
- tantalum pentoxide (Ta 2 O 3) is a preferred example.
- the force that varies depending on the material of the high dielectric insulating film used is Specifically, for example, silicon oxide (SiO 2), silicon nitride (Si N),
- Inorganic materials such as silicon oxynitride (SiON), or polybulualcohol (PVA), polybuluphenol (PVP), cyanoethyl pullulan (CYEPL), polyacryl-tolyl (PAN), polyarylene
- PVA polybulualcohol
- PVP polybuluphenol
- CYEPL cyanoethyl pullulan
- PAN polyacryl-tolyl
- PAE ether
- BCB benzocyclobutene
- perfluorohydrocarbon polyquinoline
- inorganic or organic various SOG materials various porous materials, etc. It is not a thing.
- the material of the gate electrode and the first and second wirings is not particularly limited.
- Metal oxides or alloys thereof or multilayer structures thereof, metal oxides such as indium oxide, tin (ITO), indium oxide, zinc (IZO), or polymers such as polyarene or PEDTZPSS are suitable.
- the material of the semiconductor layer is not particularly limited, but for example, an organic semiconductor and a force that can be applied to an organic semiconductor such as amorphous silicon and polysilicon, particularly when an organic semiconductor is used.
- the configuration according to the present technology is effective.
- materials for organic semiconductors various materials such as acene-based small molecules such as pentacene, thiophene-based oligomers such as 3-hexylthiophene, or polymer derivatives thereof are applicable.
- the high dielectric constant insulating film and the low dielectric constant insulating film are formed of two layers.
- the high dielectric constant insulating film and the low dielectric constant insulating film can have three or more layers, or three or more layers having different dielectric constants can be used to form three or more layers.
- FIG. 8 is a cross-sectional view schematically showing a configuration of still another embodiment of the semiconductor device according to the present technology.
- the insulating film (gate insulating film) in the channel portion C of the TFT but also the gate electrode 10 and the second wiring (source / drain)
- the insulating film disposed in the overlapping portion Ov with the electrode 40 and the overlapping portion Ov between the first wiring 42 and the second wiring 40 is also formed of only the high dielectric constant insulating film 30. Only the TFT's channel part C is made thinner than the other parts.
- the mutual conductance is proportional to the capacitance per unit area of the gate insulating film, and the capacitance is inversely proportional to the film thickness. The desired characteristics can also be obtained by changing the film thickness.
- the channel portion C is also deposited with an insulating film in the same manner as the other portions, at this point, the mask is applied only to the channel portion, and the insulating film is deposited until the other portion becomes thicker.
- the insulating film is deposited. For example, it is possible to adopt a technique of digging a certain thickness by etching or the like.
- the high dielectric constant material that can be used, for example, the same materials as those exemplified in relation to the embodiment shown in FIGS. 3 to 8 can be used. As other materials The thing similar to the above can be used.
- FIG. 9 is a cross-sectional view schematically showing a configuration of still another embodiment of the semiconductor device according to the present technology.
- the force using the high dielectric constant insulating film 30 and the low dielectric constant insulating film 130 as in the embodiments shown in FIGS. 3 to 8 is different from those shown in FIGS.
- the dielectric constant insulating film 30 and the low dielectric constant insulating film 130 are connected to the overlap portion Ov between the gate electrode 10 and the second wiring (source / drain electrode) 40, and between the first wiring 42 and the second wiring 40.
- the high dielectric constant insulating film 30 is formed in the channel portion C of the electrode TFT without overlapping, and the low dielectric constant insulating film 130 is formed in the other portions in the other portions.
- Such a configuration can be formed, for example, by performing an operation of forming one layer in a predetermined shape and then depositing the other layer by applying a mask to the formed layer. Compared with the embodiment shown in FIGS. 3 to 8, the number of manufacturing steps is slightly increased. Since there is only one insulating film at any part, a thinner circuit can be formed.
- FIG. 10 is a cross-sectional view schematically showing a configuration of still another embodiment of the semiconductor device according to the present technology.
- the TFT element portion formed on the substrate differs from that of the embodiment shown in FIGS. 3 to 9 in that the source / drain electrodes (second wiring 40 ) It has a structure arranged on the 1S substrate 10 side. That is, in this embodiment, the semiconductor layer 50 and the second wiring line 40 that forms the source and drain electrodes in contact with the semiconductor layer 50 are disposed on the insulating substrate 10.
- a high dielectric constant insulating film 30 serving as a gate insulating film is laminated on the upper region of the conductor layer 50.
- a low dielectric constant insulating film 130 is laminated on the wiring line 40 excluding the portion where the high dielectric constant insulating film 30 is formed.
- the low dielectric constant insulating film 130 is formed of the high dielectric constant insulating film 130.
- the insulating film 30 is formed in a region directly above the semiconductor layer 50, that is, only in the channel portion C of the TFT. As shown in the figure, on both ends of the high dielectric constant insulating film 30, a part of the high dielectric constant insulating film 30 is overlapped on the both ends. Has been.
- the gate insulating film of the channel portion C of TFT is formed by a single layer of the high dielectric constant insulating film 30. Therefore, high transconductance can be obtained and the absolute value of the gate threshold voltage can be reduced.
- the portion other than the TFT channel portion C the overlap portion of the electrode or wiring line can be obtained.
- it since it has a two-layer structure of the high dielectric constant insulating film 30 and the low dielectric constant insulating film 130, the parasitic capacitance between the electrodes or between the wirings is reduced.
- the insulating film has two layers, the insulating characteristics between the electrodes or between the wirings are also improved.
- Examples of materials for the high dielectric constant insulating film and the low dielectric constant insulating film that can be used in this embodiment include those exemplified in connection with the embodiments shown in FIGS. The same can be used, and the ratio of the dielectric constant of the high dielectric constant insulating film to the dielectric constant of the low dielectric constant insulating film can be substantially the same as described above. Also, the other materials can be the same as described above.
- the capacitance per unit area of the gate insulating film in the channel portion of the transistor element is made to be different from that of the other electrodes.
- the capacitance per unit area of the insulating film in the overlap portion between the electrodes or between the wirings can be larger.
- the transistor element configuration and the wiring configuration in the semiconductor device are simply shown for simplification, but the configuration of the semiconductor device according to the present technology is not shown.
- the transistor element may have an additional protective film, a sealed package, etc., or various patterns of wiring configurations or further stacked wiring configurations. It is possible to have
- an organic layer such as an organic semiconductor layer can be formed by a spin coating method or a vacuum deposition method, and an inorganic insulating film or the like can be formed by a plasma CVD method.
- a plasma CVD method for indium, ITO, etc., a sputtering method, a vacuum deposition method, or the like is used.
- pattern jung a known photolithographic and dry etching, or a combination with wet etching, a patterning method using an electron beam can be used.
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006528599A JPWO2006006369A1 (ja) | 2004-07-12 | 2005-06-23 | 半導体装置 |
US11/632,293 US20080224125A1 (en) | 2004-07-12 | 2005-06-23 | Semiconductor Device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004-204058 | 2004-07-12 | ||
JP2004204058 | 2004-07-12 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2006006369A1 true WO2006006369A1 (ja) | 2006-01-19 |
Family
ID=35783717
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2005/011556 WO2006006369A1 (ja) | 2004-07-12 | 2005-06-23 | 半導体装置 |
Country Status (4)
Country | Link |
---|---|
US (1) | US20080224125A1 (ja) |
JP (1) | JPWO2006006369A1 (ja) |
TW (1) | TW200608580A (ja) |
WO (1) | WO2006006369A1 (ja) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009124152A (ja) * | 2007-11-14 | 2009-06-04 | Samsung Electronics Co Ltd | アレイ基板及びこれの製造方法 |
JP2015111684A (ja) * | 2009-07-31 | 2015-06-18 | 株式会社半導体エネルギー研究所 | 半導体装置 |
JP2016157955A (ja) * | 2008-11-07 | 2016-09-01 | 株式会社半導体エネルギー研究所 | 表示装置及び表示モジュール |
JPWO2014189125A1 (ja) * | 2013-05-24 | 2017-02-23 | 株式会社フジクラ | 薄膜トランジスタ及びマトリクス回路 |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2256814B1 (en) | 2009-05-29 | 2019-01-16 | Semiconductor Energy Laboratory Co, Ltd. | Oxide semiconductor device and method for manufacturing the same |
KR102251729B1 (ko) | 2009-07-31 | 2021-05-13 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 디바이스 및 그 형성 방법 |
KR20150066365A (ko) | 2013-12-06 | 2015-06-16 | 삼성디스플레이 주식회사 | 표시 장치 및 이의 제조 방법 |
KR20160028587A (ko) * | 2014-09-03 | 2016-03-14 | 삼성디스플레이 주식회사 | 박막 트랜지스터 어레이 기판과 이의 제조 방법 및 이를 포함하는 액정 표시 장치 |
CN104679343B (zh) * | 2015-03-26 | 2017-07-28 | 京东方科技集团股份有限公司 | 一种触控显示装置、触摸面板、导电搭桥方法及搭桥结构 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0191467A (ja) * | 1987-10-02 | 1989-04-11 | Asahi Glass Co Ltd | 薄膜トランジスタ基板 |
JPH02186641A (ja) * | 1989-01-12 | 1990-07-20 | Nec Corp | 薄膜電界効果型トランジスタ素子の製造方法 |
JPH0334374A (ja) * | 1989-06-30 | 1991-02-14 | Hitachi Ltd | 薄膜トランジスタ |
JPH0818125A (ja) * | 1994-06-28 | 1996-01-19 | Hitachi Ltd | 電界効果型トランジスタ、その製造方法及びそれを用いた液晶表示装置 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4789560A (en) * | 1986-01-08 | 1988-12-06 | Advanced Micro Devices, Inc. | Diffusion stop method for forming silicon oxide during the fabrication of IC devices |
GB2244164A (en) * | 1990-05-18 | 1991-11-20 | Philips Electronic Associated | Fingerprint sensing |
US5661043A (en) * | 1994-07-25 | 1997-08-26 | Rissman; Paul | Forming a buried insulator layer using plasma source ion implantation |
JP3450758B2 (ja) * | 1999-09-29 | 2003-09-29 | 株式会社東芝 | 電界効果トランジスタの製造方法 |
US6858865B2 (en) * | 2001-02-23 | 2005-02-22 | Micron Technology, Inc. | Doped aluminum oxide dielectrics |
DE10219120A1 (de) * | 2002-04-29 | 2003-11-20 | Infineon Technologies Ag | Oberflächenfunktionalisierte anorganische Halbleiterpartikel als elektrische Halbleiter für mikroelektronische Anwendungen |
JP2004165621A (ja) * | 2002-09-20 | 2004-06-10 | Seiko Epson Corp | 半導体装置、電気光学装置、電子機器、半導体装置の製造方法 |
CN1186822C (zh) * | 2002-09-23 | 2005-01-26 | 中国科学院长春应用化学研究所 | 有机薄膜晶体管及制备方法 |
-
2005
- 2005-06-23 US US11/632,293 patent/US20080224125A1/en not_active Abandoned
- 2005-06-23 WO PCT/JP2005/011556 patent/WO2006006369A1/ja active Application Filing
- 2005-06-23 JP JP2006528599A patent/JPWO2006006369A1/ja active Pending
- 2005-07-11 TW TW094123353A patent/TW200608580A/zh unknown
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0191467A (ja) * | 1987-10-02 | 1989-04-11 | Asahi Glass Co Ltd | 薄膜トランジスタ基板 |
JPH02186641A (ja) * | 1989-01-12 | 1990-07-20 | Nec Corp | 薄膜電界効果型トランジスタ素子の製造方法 |
JPH0334374A (ja) * | 1989-06-30 | 1991-02-14 | Hitachi Ltd | 薄膜トランジスタ |
JPH0818125A (ja) * | 1994-06-28 | 1996-01-19 | Hitachi Ltd | 電界効果型トランジスタ、その製造方法及びそれを用いた液晶表示装置 |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009124152A (ja) * | 2007-11-14 | 2009-06-04 | Samsung Electronics Co Ltd | アレイ基板及びこれの製造方法 |
JP2016157955A (ja) * | 2008-11-07 | 2016-09-01 | 株式会社半導体エネルギー研究所 | 表示装置及び表示モジュール |
JP2018019100A (ja) * | 2008-11-07 | 2018-02-01 | 株式会社半導体エネルギー研究所 | 半導体装置 |
JP2019114805A (ja) * | 2008-11-07 | 2019-07-11 | 株式会社半導体エネルギー研究所 | トランジスタ |
JP2021036620A (ja) * | 2008-11-07 | 2021-03-04 | 株式会社半導体エネルギー研究所 | 表示装置 |
JP7166319B2 (ja) | 2008-11-07 | 2022-11-07 | 株式会社半導体エネルギー研究所 | 表示装置 |
JP2015111684A (ja) * | 2009-07-31 | 2015-06-18 | 株式会社半導体エネルギー研究所 | 半導体装置 |
US9362416B2 (en) | 2009-07-31 | 2016-06-07 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor wearable device |
US9741779B2 (en) | 2009-07-31 | 2017-08-22 | Semiconductor Energy Laboratory Co., Ltd. | Oxide semiconductor device |
JPWO2014189125A1 (ja) * | 2013-05-24 | 2017-02-23 | 株式会社フジクラ | 薄膜トランジスタ及びマトリクス回路 |
Also Published As
Publication number | Publication date |
---|---|
TW200608580A (en) | 2006-03-01 |
US20080224125A1 (en) | 2008-09-18 |
JPWO2006006369A1 (ja) | 2008-04-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2006006369A1 (ja) | 半導体装置 | |
KR101680768B1 (ko) | 트랜지스터 및 이를 포함하는 전자장치 | |
JP5289671B2 (ja) | 炭素ナノチューブチャンネルを含む半導体装置のトランジスタ及びその製造方法 | |
US7435633B2 (en) | Electroluminescence device, manufacturing method thereof, and electronic apparatus | |
US9070775B2 (en) | Thin film transistor | |
JP2010021170A (ja) | 半導体装置およびその製造方法 | |
KR20120048241A (ko) | 그래핀을 포함하는 반도체 소자 및 그 제조 방법 | |
KR100467330B1 (ko) | 절연체 바나듐 산화막을 채널 영역으로 이용한 전계 효과트랜지스터 및 그 제조 방법 | |
KR20020088356A (ko) | 짧은 채널을 갖는 유기 반도체 소자 | |
US20240088251A1 (en) | Transistor and its method of manufacture | |
TWI236146B (en) | Field effect transistor using insulator-semiconductor transition material layer as channel material and method of manufacturing the same | |
US20140231811A1 (en) | Semiconductor device structure, method for manufacturing the same and pixel structure using the same | |
US20070181871A1 (en) | Organic thin film transistor using ultra-thin metal oxide as gate dielectric and fabrication method thereof | |
RU2504861C1 (ru) | Способ изготовления полевого нанотранзистора с контактами шоттки с укороченным управляющим электродом нанометровой длины | |
US10424672B2 (en) | Oxide semiconductor transistor | |
JP2006245589A (ja) | 物性変換層を利用したトランジスタと、その動作及び製造方法 | |
JP7392701B2 (ja) | 薄膜トランジスタ | |
US9653612B2 (en) | Semiconductor device | |
JP4926378B2 (ja) | 表示装置及びその作製方法 | |
KR20130098739A (ko) | 박막 트랜지스터를 이용한 인버터 소자 및 그 제조방법 | |
TWI637504B (zh) | 畫素結構 | |
KR20070099447A (ko) | 반도체 장치 | |
JP2008010676A (ja) | 有機薄膜トランジスタ | |
US20240047538A1 (en) | Thin film transistor and manufacturing method thereof | |
JP4151423B2 (ja) | 有機電界効果トランジスタ、集積回路装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2006528599 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: DE |
|
122 | Ep: pct application non-entry in european phase | ||
WWE | Wipo information: entry into national phase |
Ref document number: 11632293 Country of ref document: US |